

Communications



The information in this document is subject to change without notice.

Edition 2005-11-25

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2005. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

ADM6992-K/KX Fiber to Fast Ethernet Converter

Revision History: 2005-11-25, Rev. 1.12

Previous Version: Version 1.0, 2 April 2004								
Page/Date	Subjects (major changes since last revision)							
	23 Sep. 2004 Document conversion from Word to FrameMaker (XML)							
2005-09-08	Changed to the new Infineon format							
2005-09-08	Rev. 1.1 changed to Rev. 1.11							
2005-11-25	Rev. 1.11 changed to Rev. 1.12							
	Minor change. Included Green package information							

Trademarks

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, IPVD®, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.



Table of Contents

1 1.1 1.2 1.3 1.4	Product Overview Overview Features Block Diagram Data Lengths Conventions	. 8 . 8 . 9
2 2.1 2.2 2.3	Interface Description Pin Diagram Pin Type and Buffer Type Abbreviations Pin Description	10 10 11
3 3.1 3.2 3.3 3.3.1 3.3.2 3.4	Function Description OAM Engine 10/100M PHY Block Auto Negotiation and Speed Configuration Auto Negotiation Speed Configuration Switch Functional Description	19 19 20 20 20
3.4.1 3.4.2 3.4.3 3.5	Store & Forward Mode	21 22 22 22
3.5.1 3.5.2 3.5.3 3.5.4 3.5.5	MAC Address Learning & Filtering Address Learning Hash Algorithm Address Recognition and Packet Forwarding Address Aging	22 22 23
3.5.6 3.5.7 3.5.8 3.5.9	Back off Algorithm Inter-Packet Gap (IPG) Illegal Frames Half Duplex Flow Control	23 23 23 23
3.5.10 3.5.11 3.5.12 3.5.13 3.6	Full Duplex Flow Control Bandwidth Control Interrupt Auto TP MDIX function Converter Functional Description	24 24 24
3.6.1 3.6.2 3.6.3 3.6.4	OAM Buffer OAM frame transmit Power failure detection Automatic User Frame Generation	24 25 25 25
3.6.5 3.6.6 3.6.7 3.7 3.7.1	Automatic User Frame Comparison Fault Propagation Remote Control Serial Management Interface (SMI) Register Access Preamble Suppression	26 26 27
3.7.2 3.7.3 3.8 3.8.1	Read EEPROM Register via SMI Register Write EEPROM Register via SMI Register Reset Operation Write EEPROM Register via EEPROM Interface	28 29 29
4 4.1 4.1.1 4.2 4.2.1	Registers Description EEPROM Registers EEPROM Registers Description Serial Management Registers Serial Management Registers Description	31 33



Table of Contents

5	Electrical Specification	76
5.1	DC Characterization	76
5.2	AC Characterization	76
6	Packaging	79
	Terminology	30



List of Figures

Figure 1	Ninja-K/KX (ADM6992-K/KX) Block Diagram	9
Figure 2	Ninja-K/KX (ADM6992-K/KX) 64-Pin Assignment	
Figure 3	SMI Read Operation	
Figure 4	SMI Write Operation	27
Figure 5	Power on Reset Timing	
Figure 6	EEPROM Interface Timing	77
Figure 7	SMI Timing	78
Figure 8	64 pin LQFP Outside Dimension	79



List of Tables

Table 1	Abbreviations for Pin Type	11
Table 2	Abbreviations for Buffer Type	11
Table 3	Port 0/1 Twisted Pair Interface (8 Pins)	12
Table 4	LED Interface (12 Pins)	12
Table 5	EEPROM Interface (4 Pins)	
Table 6	Configuration Interface (28 Pins)	16
Table 7	Ground/Power Interface (27 Pins)	
Table 8	Miscellaneous (14 Pins)	18
Table 9	Speed Configuration	
Table 10	OAM Delivery Between CO and CPE	26
Table 11	SMI Read/Write Command Format	
Table 12	Registers Address SpaceRegisters Address Space	31
Table 13	Registers Overview	
Table 14	Register Access Types	32
Table 15	Registers Clock DomainsRegisters Clock Domains	33
Table 16	Other Packet Filter Control Registers	
Table 17	Other Filter Registers	46
Table 18	Other Tag Port Rule 0 Registers	49
Table 19	Other Tag Port Rule 1 Registers	50
Table 20	Registers Address SpaceRegisters Address Space	58
Table 21	Registers Overview	
Table 22	Register Access Types	59
Table 23	Registers Clock DomainsRegisters Clock Domains	59
Table 24	Other Counter Registers	61
Table 25	Electrical Absolute Maximum Rating	76
Table 26	Recommended Operating Conditions	76
Table 27	DC Electrical Characteristics for 3.3 V Operation	76
Table 28	Power on Reset Timing	77
Table 29	EEPROM Interface Timing	77
Table 30	SMI Timing	78



Product Overview

1 Product Overview

Features and block diagram.

1.1 Overview

The Ninja-K/KX (ADM6992-K/KX) is a single chip integrating two 10/100 Mbps MDIX TX/FX transceivers with a two-port 10/100M Ethernet L2 switch controller. The Features include a converter mode to meet demanding applications, such as Fiber-to-Ethernet media converters and FTTH (Fiber to the Home), on the CPE and CO side. The ADM6992KX is the environmentally friendly "green" package version.

The Ninja-K/KX (ADM6992-K/KX) supports 16 entries of packet classification and marking or filtering for TCP/UDP port numbering, IP protocol ID and Ethernet Type. These can be configured either using the EEPROM or on the fly using a small, low-cost micro controller.

On the media side, the Ninja-K/KX (ADM6992-K/KX)'s ports 0 and 1 support auto-MDIX 10Base-T/100Base-TX and 100Base-FX as specified by the IEEE 802.3 committee through the use of digital circuitry and high speed A/D.

The Ninja-K/KX (ADM6992-K/KX) also supports a serial management interface (SMI), which is initialized and configured for using a small low-cost micro controller. It also provides port status for remote agent monitoring and a smart counter for reporting port statistics. Users can implement TS-1000 CO side functions through this SMI interface.

1.2 Features

Main features:

- 2-port10/100M switch integrated with a 2-port PHY (10/100TX and 100FX)
- Embedded OAM engine complying with TS1000 for CPE and CO functions
- Supports remote control via an OAM frame.
- Provides TX<--> FX Converter modes with Link Pass Through (LPT)
- Built-in data buffer 6Kx64bit SRAM
- · Up to 1k of Unicast. MAC addresses with a 4-way associative hashing table
- MAC addresses learning table with aging function
- Supports store & forward frame forwarding, modify cut-through frame forwarding, and fast cut-through frame forwarding.
- Forwarding and filtering at non-blocking full wire speed
- 802.3x flow control for full duplex and back-pressure for half duplex
- Supports Auto-Negotiation
- Supports Auto Cross-Over
- Packet lengths up to 9216 bytes.
- 16 entries of packet classification and marking or filtering for TCP/UDP Port Numbering, IP Protocol ID and Ethernet Type
- Serial Management Interface for low-end CPU
- · OAM frame can be monitored/generated via SMI interface
- Hardware bandwidth control support for both ingress/egress traffic
- · Provides port status for remote agent monitoring
- · Provides smart counters for port statistics reporting
- 64 LQFP packaging with 1.8 V/3.3 V power supply

Data Sheet 8 Rev. 1.12, 2005-11-25



Product Overview

1.3 Block Diagram




Figure 1 Ninja-K/KX (ADM6992-K/KX) Block Diagram

1.4 Data Lengths Conventions

64 bits
32 bits
16 bits
8 bits
4 bits

Data Sheet 9 Rev. 1.12, 2005-11-25



2 Interface Description

This chapter describes Pin Diagram, Pin Type and Buffer Type Abbreviations and Pin Description.

2.1 Pin Diagram




Figure 2 Ninja-K/KX (ADM6992-K/KX) 64-Pin Assignment



2.2 Pin Type and Buffer Type Abbreviations

Standardized abbreviations:

Table 1 Abbreviations for Pin Type

Abbreviations	Description						
I	Standard input-only pin. Digital levels.						
0	Output. Digital levels.						
I/O	I/O is a bidirectional input/output signal.						
Al	Input. Analog levels.						
AO	Output. Analog levels.						
AI/O	Input or Output. Analog levels.						
PWR	Power						
GND	Ground						
MCL	Must be connected to Low (JEDEC Standard)						
MCH	Must be connected to High (JEDEC Standard)						
NU	Not Usable (JEDEC Standard)						
NC	Not Connected (JEDEC Standard)						

Table 2 Abbreviations for Buffer Type

Abbreviations	Description						
Z	High impedance						
PU1	Pull up, 10 kΩ						
PD1	Pull down, 10 kΩ						
PD2	Pull down, 20 kΩ						
TS	Tristate capability: The corresponding pin has 3 operational states: Low, high and high-impedance.						
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. An external pull-up is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.						
OC	Open Collector						
PP	Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high (identical to output with no type attribute).						
OD/PP	Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with the OD attribute or as an output with the PP attribute.						
ST	Schmitt-Trigger characteristics						
TTL	TTL characteristics						

Data Sheet 11 Rev. 1.12, 2005-11-25



2.3 Pin Description

Interfaces:

- Port 0/1 Twisted Pair Interface, 8 pins
- LED Interface, 12 pins
- · EEPROM Interface, 4 pins
- Configuration Interface, 28 pins
- · Ground/Power Interface, 27 pins
- Miscellaneous, 14 pins

Note: If not specified, all signals default to digital signals.

Table 3 Port 0/1 Twisted Pair Interface (8 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function	
18	TXP_0	AI/O		Twisted Pair Transmit	
30	TXP_1			Output Positive.	
19	TXN_0			Twisted Pair Transmit	
29	TXN_1			Output Negative.	
22	RXP_0			Twisted Pair Receive	
26	RXP_1			Input Positive.	
23	RXN_0			Twisted Pair Receive	
25	RXN_1			Input Negative.	
21	FXSDP_0	Al		OMD Signal Detect In	
27	FXSDP_1				

Table 4 LED Interface (12 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
52	LNKACT_0	I/O	PD TTL 8mA	PORT0 Link & Active LED/Link LED. If LEDMODE_0 is 1, this pin indicates both link status and RX/TX activity. When link status is LINK_UP, LNKACT_0 will be turned on. While PORT0 is receiving/transmitting data, LNKACT_0 will be off for 100ms and then on for 100ms. If LEDMODE[0] is 0, this pin only indicates RX/TX activity.
	LED_DATA_0			
	LEDMODE_0			LED mode for LINK/ACT LED of PORT0.
				During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as LEDMODE_0.

Data Sheet 12 Rev. 1.12, 2005-11-25



Table 4 LED Interface (12 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
61	DUPCOL_0	I/O	PD TTL 8mA	PORT0 Duplex If LEDMODE_1 is 1, this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT0. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and then on for 100ms. If LEDMODE_1 is 0, this pin indicates collision status. When in HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and turn on for 100ms.
	LED_COL_0			Collision LED
	DIS_LEARN			Disable Address Learning. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as DIS_LEARN. If DIS_LEARN is 1, MAC address learning will be disabled.
62	DUPCOL_1	I/O	PU TTL 8mA	PORT1 Duplex If LEDMODE_1 is 1, this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT1. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and then on for 100ms. If LEDMODE_1 is 0, this pin indicates collision status. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and turn on for 100ms.
	LED_COL_1			Collision LED
	EN_OAM			Enable Internal OAM Frame Processor. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as EN_OAM. If EN_OAM is 0, the internal OAM engine will be disabled.
58	LDSPD_0	I/O	PD TTL 8mA	PORT0 Speed LED Used to indicate speed status of PORT0. When operating in 100Mbps this pin is turned on, and when operating in 10Mbps this pin is off.
	FXMODE0			FXMODE0 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as bit 0 of FXMODE.



Table 4 LED Interface (12 Pins) (cont'd)

Table 4	4 LED Interface (12 Pins) (cont'd)				
Pin or Ball No.	Name	Pin Type	Buffer Type	Function	
60	LDSPD_1	I/O	PD TTL 8mA	Speed LED, PORT1 Used to indicate speed status of PORT1. When operating in 100Mbps this pin is turned on, and when operating in 10Mbps this pin is off.	
	LED_FIBER_SD			LED_FIBER_SD. Used to indicate signal status of PORT1 when Ninja-K/KX (ADM6992-K/KX) is operating in converter mode.	
	LEDMODE2			LED mode for LINK/ACT LED of PORT1. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as LEDMODE2. 0 _B TBD, ACT 1 _B TBD, LINK/ACT	
63	LED_LINK_0	I/O	PU TTL 8mA	PORT0 Link LED This pin indicates link status. When Port0 link status is LINK_UP, this pin will be turned on.	
	FXMODE1			FXMODE1 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as bit 1 of FXMODE. FXMODE [1:0] Interface 00 _B TBD, Both Port0 & Port1 are TP port 01 _B TBD, Port0 is TP port and Port1 is FX port 10 _B TBD, Port0 is TP port and Port1 is FX port (converter mode) 11 _B TBD, Both Port0 & Port1 are FX port	
64	LED_LINK_1	I/O	PU TTL 8mA	PORT1 Link LED This pin indicates link status. When Port1 link status is LINK_UP, this pin will be turned on.	
	BYPASS_PAUS E			Bypass frame Which destination address is reserved IEEE MAC address. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as BYPASS_PAUSE. 0 _B D , Disable 1 _B E , Enable	
55	LED_FULL_0	I/O	PU TTL 8mA	PORT0 Full Duplex LED This pin indicates current duplex condition of PORT0. When FULL_DUPLEX, this pin will be turned on. When HALF_DUPLEX this pin will be turned off.	
	CHIPID_0			Chip ID Bit 0. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as CHIPID_0.	



Table 4 LED Interface (12 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
56	LED_FULL_1	I/O	PU TTL 8mA	PORT1 Full Duplex LED This pin indicates current duplex condition of PORT1. When FULL_DUPLEX, this pin will be turned on. When HALF_DUPLEX this pin will be turned off.
	CHIPID_1			Chip ID Bit 1 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as CHIPID_1. CHIPID_1:CHIPID_0] 00 _B TBD, Master Device 01 _B TBD, Slave Device 1X _B TBD, Slave Device
50	CHIPID_2	I/O	PU TTL 8mA	Loop Back Test LED While performing loop back test this pin is turned on. Chip ID Bit 2 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as CHIPID_2.
51	LED_WAN_FAIL	O, TTL 8mA	PU TTL 8mA	WAN Fail LED When receiving an OAM frame which has a S2 bit = 1, this pin is turned on.
	DISBP			Disable Back Pressure During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as DISBP. 0 _B E , Enable back-pressure (Default) 1 _B D , Disable back-pressure

Table 5 EEPROM Interface (4 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
2	EEDO	I	PU	EEPROM Data Output
			TTL	Serial data input from EEPROM. This pin is internal pull-up.
5	EECS	I/O	PD 4mA	EEPROM Chip Select This pin is active high chip enabled for EEPROM. When RESETL is low, it will be tristate. 0 _B SM, Select Serial Management Interface
	IFSEL			1 _B EE , Select EEPROM interface Selection of Pin 4 / Pin 3 usage 0 _B SD , Used as SDC / SDIO
				1 _B EE , Used as EECK / EEDI



Table 5 EEPROM Interface (4 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
4	EECK	I/O	PU	Serial Clock
			TTL	This pin is the EEPROM clock source. When RESETL is low, it will
			4mA	be tristate. This pin is internal pull-up.
				If IFSEL is 1, this pin is used as EECK.
	SDC			
				If IFSEL is 0, this pin is used as SDC.
3	EEDI	I/O	PU	EEPROM Serial Data Input
			TTL	This pin is the output for serial data transfer. When RESETL is
			4mA	low, it will be tristate.
				If IFSEL is 1, this pin is used as EEDI.
	SDIO			
				If IFSEL is 0, this pin is used as SDIO.

Table 6 Configuration Interface (28 Pins)

Pin or	Name	Pin	Buffer	Function
Ball		Type	Type	
No.				
47	P0_ANDIS	I	PD	Auto-Negotiation Disable for PORT0
			TTL	0 _B E , Enable
				1 _B D , Disable
46	P0_RECHALF			Recommend Half Duplex Communication for PORT0
				0 _B F , Full
				1 _B H , Half
45	P0_REC10			Recommend 10M for PORT0
	_			0 _B 100 , 100M
				1 _B 10 , 10M
43	P0 FCDIS			Flow Control Disable for PORT0
	_			0 _B E , Enable
				1 _B D , Disable
42	P1 ANDIS			Auto-Negotiation Disable for PORT1
	_			0 _B E , Enable
				1 _B D , Disable
41	P1 RECHALF			Recommend Half Duplex Communication for PORT1
	_			0 _B F , Full
				1 _B H , Half
40	P1_REC10			Recommend 10M for PORT1
	_			0 _B 100 , 100M
				1 _B 10, 10M
39	P1_FCDIS			Flow Control Disable for PORT1
				0 _B E , Enable
				1 _B D , Disable



Table 6 Configuration Interface (28 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
34	XOVEN	I	PU TTL	Auto-MDIX Enable. 0 _B D, Disable 1 _B E, Enable
35	P0_MDI			MDI/MDIX Control for PORT0 This setting will be ignored if enabled Auto-MDIX. 0 _B MDIX, MDIX 1 _B MDI, MDI
36	MC_FAILURE	I	PD TTL	Media Converter (MC) Failure Detected 0 _B N, Normal 1 _B TX, Ninja-K/KX (ADM6992-K/KX) will transmit an OAM frame to indicate MC failure.
48	LPT_DIS			Link Pass Through Disable 0 _B E, Enable 1 _B D, Disable

Table 7 Ground/Power Interface (27 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
20, 28	GNDTR	Analog GND		Ground Used by AD receiver/transmitter block.
17, 31	VCCA2	Analog PWR		1.8 V used for Analogue block
24	VCCAD	Analog PWR		3.3 V used for TX line driver
14	GNDBIAS	Analog GND		Ground Used by digital substrate
16	VCCBIAS	Analog PWR		3.3 V used for bios block
11	GNDPLL	Analog GND		Ground used by PLL
10	VCCPLL	Analog PWR		1.8 V used for PLL
6, 32, 49	GNDIK	Digital GND		Ground used by digital core and pre-driver
33, 44, 59	VCCIK	Digital PWR		1.8 V used for digital core and pre-driver
54	GNDO	Digital GND		Ground used by digital pad
57	VCC3O	Digital PWR		3.3 V used for digital pad.

Data Sheet 17 Rev. 1.12, 2005-11-25



Table 8 Miscellaneous (14 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
1	INT	0	OD TTL 4mA	Interrupt This pin will be used to interrupt external management device. When EEPROM register 0x5 Bit [15] is 0, this pin is low-active. When EEPROM register 0x5 Bit [15] is 1, this pin is high-active.
12	CONTROL	AO		FET Control Signal The pin is used to control FET for 3.3 V to 1.8 V regulator.
15	RTX	Analog		TX Resistor
13	A_PD_DETECT	Analog		Analog Power Failure Detected <b (adm6992-k="" 1.2="" an="" b="" failure.="" frame="" indicate="" kx="" kx)="" ninja-k="" normal<="" oam="" power="" tbd,="" td="" to="" transmit="" v="" will="">
7	RC	I	TTL ST	RC Input for Power On Reset Ninja-K/KX (ADM6992-K/KX) sample pin RC as RESETL with the clock input from pin XI.
8	XI	Al		25M Crystal Input 25M Crystal Input. Variation is limited to +/- 50ppm.
9	XO	AO		25M Crystal Output When connected to oscillator, this pin should left unconnected.
37	TEST	I	PD TTL	Test pin During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as TEST. Connects to GND at normal application.
38	SCAN_MD	I	PD TTL	Scan Mode For Test Only. Connects to GND at normal application.



3 Function Description

The Ninja-K/KX (ADM6992-K/KX) integrates a two 100Base-X physical layer device (PHY), two complete 10BaseT modules, a two-port 10/100 switch controller and memory into a single chip for both 10Mbps and 100 Mbps Ethernet switch operation. It also supports 100Base-FX operations through external fiber-optic transceivers. The device is capable of operating in either Full-Duplex or Half-Duplex mode in both 10 Mbps and 100 Mbps operation. Operation modes can be selected by hardware configuration pins, software settings of management registers, or determined by the on-chip auto negotiation logic.

The Ninja-K/KX (ADM6992-K/KX) consists of four major blocks:

- OAM Engine
- 10/100M PHY Block
- Switch Controller Block
- Built-in 6Kx64 SSRAM

3.1 OAM Engine

An OAM packet is used for exchanging the status between two end points of a fiber line. An OAM packet is not in the Ethernet packet format. The Ninja-K/KX (ADM6992-K/KX) supports OAM packets which follow TS-1000 standard Version 1. The OAM engine module locates between the MAC and fiber PHY. It's in charge of OAM packet transmission and receiving. In transmission, it inserts the OAM packet in MII traffic, leaving a 96 bit-time gap between packets. If an OAM packet insertion request occurs when fiber port (port 1) is transmitting a user frame, the OAM engine will wait until the user frame transmission is complete and then insert the OAM packet. When receiving, the OAM engine module can detect the OAM packet from MII traffic. If the received packet is identified as an OAM packet, this packet will not be passed to the MAC.

After power up, the Ninja-K/KX (ADM6992-K/KX) will start to load the initial settings from the EEPROM and perform LED self test. By default, the Ninja-K/KX (ADM6992-K/KX) will mask all events which request a state notification indication about 3 to 4 seconds after satisfactory power and fiber port link up. After this, the Ninja-K/KX (ADM6992-K/KX) will issue a state notification indication frame with its current status. The mask duration can be adjusted from 0 to 8 seconds via the EEPROM register 0x35 Bit [10:8].

3.2 10/100M PHY Block

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sub-layer (PCS)
- · 100Base-X physical medium attachment (PMA)
- 100Base-X physical medium dependent (PMD)

The 10Base-T section of the device implements the following functional blocks:

- 10Base-T physical layer signaling (PLS)
- 10Base-T physical medium attachment (PMA)

The 100Base-X and 10Base-T sections share the following functional blocks:

- Clock synthesizer module
- MII Registers
- IEEE 802.3u auto negotiation

The interfaces used for communication between the PHY block and switch core is a MII interface.

An Auto MDIX function is supported. This function can be Enabled/Disabled using the hardware pin. A digital approach for the integrated PHY of the Ninja-K/KX (ADM6992-K/KX) has been adopted.

Data Sheet 19 Rev. 1.12, 2005-11-25



3.3 Auto Negotiation and Speed Configuration

3.3.1 Auto Negotiation

The Auto Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast Link Pulse (FLP) Bursts provide the signaling used to communicate auto negotiation abilities between two devices at each end of a link segment. For further detail regarding auto negotiation, refer to Clause 28 of the IEEE 802.3u specification. The Ninja-K/KX (ADM6992-K/KX) supports four different Ethernet protocols, so the inclusion of auto negotiation ensures that the highest performance protocol will be selected based on the ability of the link partner.

The auto negotiation function within the Ninja-K/KX (ADM6992-K/KX) can be controlled either by internal register access or by the use of configuration pins. If disabled, auto negotiation will not occur until software enables bit 12 in MII Register 0. If auto negotiation is enabled, the negotiation process will commence immediately.

When auto negotiation is enabled, the Ninja-K/KX (ADM6992-K/KX) transmits the abilities programmed into the auto negotiation advertisement register at address $04_{\rm H}$ via FLP bursts. Any combination of 10 Mbps, 100 Mbps, half duplex, and full duplex modes may be selected. Auto negotiation controls the exchange of configuration information. Upon successfully auto negotiating, the abilities reported by the link partner are stored in the auto negotiation link partner ability register at address $05_{\rm H}$.

The contents of the "auto negotiation link partner ability register" are used to automatically configure the highest performance protocol between the local and far-end nodes. Software can determine which mode has been configured by auto negotiation, by comparing the contents of register 04h and 05h and then selecting the technology whose bit is set in both registers of highest priority relative to the following list:

- 1. 100Base-TX full duplex (highest priority)
- 2. 100Base-TX half duplex
- 3. 10Base-T full duplex
- 4. 10Base-T half duplex (lowest priority)

The basic mode control register at address 0h controls the enabling, disabling and restarting of the auto negotiation function. When auto negotiation is disabled, the speed selection bit (bit 13) controls switching between 10 Mbps or 100 Mbps operation, while the duplex mode bit (bit 8) controls switching between full duplex operation and half duplex operation. The speed selection and duplex mode bits have no effect on the mode of operation when the auto negotiation enable bit (bit 12) is set.

The basic mode status register at address 1h indicates the set of available abilities for technology types (bit 15 to bit 11), auto negotiation ability (bit 3), and extended register capability (bit 0). These bits are hardwired to indicate the full functionality of the Ninja-K/KX (ADM6992-K/KX). The BMSR also provides status on:

- Whether auto negotiation is complete (bit 5)
- Whether the Link Partner is advertising that a remote fault has occurred (bit 4)
- Whether a valid link has been established (bit 2)

The auto negotiation advertisement register at address 4h indicates the auto negotiation abilities to be advertised by the Ninja-K/KX (ADM6992-K/KX). All available abilities are transmitted by default, but writing to this register or configuring external pins can suppress any ability.

The auto negotiation link partner ability register at address 05_H indicates the abilities of the Link Partner as indicated by auto negotiation communication. The contents of this register are considered valid when the auto negotiation complete bit (bit 5, register address 1_H) is set.

3.3.2 Speed Configuration

The twelve sets of four pins listed in **Table 9** configure the speed capability of each channel of the Ninja-K/KX (ADM6992-K/KX). The logic states of these pins are latched into the advertisement register (register address 4_H)

Data Sheet 20 Rev. 1.12, 2005-11-25



for auto negotiation purpose. These pins are also used for evaluating the default value in the base mode control register (register 0_H) according to **Table 9**.

In order to make these pins have the same Read/Write priority as software, they should be programmed to 11111111_B in case a user wishes to update the advertisement register through software.

Table 9 Speed Configuration

Advertis e all	Advertis e single	Paralle I detect	Auto Negoti-	Speed (Pin &	Duplex (Pin &	Negot iation		ertis pabil	-		Parallel Detect Capability			
capabilit y	capabili ty	follow IEEE std.	ation (Pin & EEPROM)	EEPROM)	EEPROM)		10 0F	10 0H	10 F	10 H	10 0F	10 0H	10 F	10 H
1	0	0	1	X	X	1	1	1	1	1	1	0	1	0
1	0	1	1	X	X	1	1	1	1	1	0	1	0	1
1	1	0	1	X	X	1	1	0	0	0	1	0	0	0
1	1	1	1	X	X	1	1	0	0	0	0	1	0	0
0	0	0	1	1	1	1	1	1	1	1	1	0	1	0
0	0	1	1	1	1	1	1	1	1	1	0	1	0	1
0	1	0	1	1	1	1	1	0	0	0	1	0	0	0
0	1	1	1	1	1	1	1	0	0	0	0	1	0	0
0	0	X	1	1	0	1	0	1	0	1	0	1	0	1
0	1	X	1	1	0	1	0	1	0	0	0	1	0	0
0	0	0	1	0	1	1	0	0	1	1	0	0	1	0
0	0	1	1	0	1	1	0	0	1	1	0	0	0	1
0	1	0	1	0	1	1	0	0	1	0	0	0	1	0
0	1	1	1	0	1	1	0	0	1	0	0	0	0	1
0	Х	X	1	0	0	1	0	0	0	1	0	0	0	1
X	X	Х	0	1	1	0	1	_	_	_	_	_	_	_
X	Х	X	0	1	0	0	_	1	_	_	_	_	_	_
X	Х	X	0	0	1	0	_	_	1	_	_	_	_	_
X	X	X	0	0	0	0	_	_	_	1	_	_	_	_

3.4 Switch Functional Description

The Ninja-K/KX (ADM6992-K/KX) supports three types of data forwarding mode, store & forward mode, modified and MII cut-through.

3.4.1 Store & Forward Mode

The Ninja-K/KX (ADM6992-K/KX) allows switching between different speed media (e.g. 10BaseX and 100BaseX) in store & forward mode. The entire received frame will be stored into its packet buffer. The Ninja-K/KX (ADM6992-K/KX) checks the length and frame check sequence (FCS) of the received frame to prevent the forwarding of corrupted packets before forwarding to the destination port. A MAC addresses filtering process can be enabled to filter local traffic to improve overall network performance. The maximum packet length is up to 9216 bytes in this mode. The maximum packet length is defined in Bit [13:0] of EEPROM register 0x03.



3.4.2 Modified Cut-through Mode

The Ninja-K/KX (ADM6992-K/KX) begins to forward the received packet when it receives the first 64 bytes of the packet. The latency is about 512 bits time width. The Ninja-K/KX (ADM6992-K/KX) will not forward fragment packets. The MAC address learning & filtering should be disabled in this mode, because the received packets may be corrupted. The maximum packet length is up to 9216 bytes in this mode. The maximum packet length is defined in Bit [13:0] of EEPROM register 03_H.

3.4.3 MII cut-through Mode

The Ninja-K/KX (ADM6992-K/KX) begins to forward the received packet at the beginning of the received packet. It provides the minimum latency in this mode. The maximum packet length is 9216 bytes if the clock difference between MII receive clock and MII transmit clock is 200Ppm.

3.5 Basic Operations

3.5.1 MAC Address Learning & Filtering

The Ninja-K/KX (ADM6992-K/KX) adopts 4-way associative hash architecture to store the MAC address table. It can store up to a maximum 1K of MAC addresses.

In store & forward mode, the Ninja-K/KX (ADM6992-K/KX) receives incoming packets from one of its ports, searches in the Address Table for the Destination MAC Address and then forwards the packet to the other port, if appropriate. If the destination address is not found in the address table, the Ninja-K/KX (ADM6992-K/KX) treats the packet as a broadcast packet and forwards the packet to the other ports. If the destination port is the same with the port where the packet received from, the Ninja-K/KX (ADM6992-K/KX) treats the packet as a local traffic packet and discards it.

3.5.2 Address Learning

The Ninja-K/KX (ADM6992-K/KX) searches for the Source Address (SA) of an incoming packet in the Address Table and acts as below:

- 1. The Ninja-K/KX (ADM6992-K/KX) automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed
- 2. If the SA was not found in the Address Table (a new address), the Ninja-K/KX (ADM6992-K/KX) waits until the end of the packet (non-error packet) and updates the Address Table
- 3. If the SA was found in the Address Table, then the aging value of each corresponding entry will be reset to 0
- 4. When the DA is in PAUSE mode, then the learning process will be disabled automatically by the Ninja-K/KX (ADM6992-K/KX)

3.5.3 Hash Algorithm

The Ninja-K/KX (ADM6992-K/KX) supports two types of hash algorithms for address learning & filtering. The first is the CRC-CCITT polynomial method. The 48 bits MAC address is reduced to a 16 bits CRC hash value. Bit [7:0] of the CRC are used to index the 1K address table. The CRC-CCITT polynomial is

$$X^{16} + X^{12} + X^{5} + 1$$

The second is the direct-map method. The 48-bit MAC address is mapped into a 8 bits address space by XOR-method to index the 1K address table.

The hash type can be selected using bit [15] of EEPROM register 03_H.



3.5.4 Address Recognition and Packet Forwarding

The address learning & filtering process forwards the incoming packets between bridged ports according to the Destination Address (DA) as below.

- 1. If the DA is a UNICAST address and the address was found in the Address Table, the Ninja-K/KX (ADM6992-K/KX) will check the port number and act as follows:
 - a) If the port number is equal to the port on which the packet was received, the packet is discarded.
 - b) If the port number is different, the packet is forwarded across the bridge.
- 2. If the DA is a UNICAST address and the address was not found, the Ninja-K/KX (ADM6992-K/KX) treats it as a multicast packet and forwards it across the bridge.
- 3. If the DA is a Multicast address, the packet is forwarded across the bridge.
- 4. If the DA is PAUSE Command (01-80-C2-00-00-01), then this packet will be dropped by the Ninja-K/KX (ADM6992-K/KX). The Ninja-K/KX (ADM6992-K/KX) can issue and learn PAUSE commands.
- 5. The Ninja-K/KX (ADM6992-K/KX) will forward by default or filter out the packet with DA of (01-80-C2-00-00-00), discard the packet with DA of (01-80-C2-00-00-01), filter out the packet with DA of (01-80-C2-00-00-02 ~ 01-80-C2-00-00-0F), and forward the packet with DA of (01-80-C2-00-00-10 ~ 01-80-C2-00-00-FF) decided by EEPROM Reg.0E_H.

3.5.5 Address Aging

Address aging is supported for topology changes such as an address moving from one port to the other. When this happens, the Ninja-K/KX (ADM6992-K/KX) internally has 300 seconds timer, after which the address will be "aged out" (removed) from the address table. Aging function can be enabled/disabled by the user. Normally, disabling the aging function is for security purposes.

3.5.6 Back off Algorithm

The Ninja-K/KX (ADM6992-K/KX) implements the truncated exponential back off algorithm compliant to the 802.3 CSMA-CD standard. The Ninja-K/KX (ADM6992-K/KX) will restart the back off algorithm by choosing 0-9 collision counts. The Ninja-K/KX (ADM6992-K/KX) resets the collision counter after 16 consecutive retransmit trials.

3.5.7 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The typical number is 96 bits time. The value is 9.6us for 10Mbps ETHERNET, 960ns for 100Mbps fast ETHERNET and 96ns for 1000M. The Ninja-K/KX (ADM6992-K/KX) provides an option of 92 bit-time gaps in the EEPROM to prevent packet loss when Flow Control is turned off and the clock P.P.M. value differs.

3.5.8 Illegal Frames

In store & forward mode, the Ninja-K/KX (ADM6992-K/KX) will discard all illegal frames such as small packets (less than 64 bytes), oversized packets (greater than the value which is defined in Bit [13:0] of EEPROM register 03_H) and bad CRC. Dribbling packing with good CRC value will accept by Ninja-K/KX (ADM6992-K/KX).

In modified cut-through mode, the Ninja-K/KX (ADM6992-K/KX) will forward all received packets except for small packets (less than 64 bytes).

In MII cut-through mode, the Ninja-K/KX (ADM6992-K/KX) will forward all received packets.

3.5.9 Half Duplex Flow Control

A Back Pressure function is supported for half-duplex operation. When the Ninja-K/KX (ADM6992-K/KX) cannot allocate a received buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision. Back Pressure is disabled by DISBP which is set during RESETL assertion. A proprietary algorithm is implemented inside the Ninja-K/KX (ADM6992-K/KX) to prevent the back pressure function causing

Data Sheet 23 Rev. 1.12, 2005-11-25



HUB partition under a heavy traffic environment and reduce the packet lost rate to increase the whole system performance.

3.5.10 Full Duplex Flow Control

When a full duplex port runs out of its received buffer space, a PAUSE packet command will be issued by the Ninja-K/KX (ADM6992-K/KX) to notify the packet sender to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. The Ninja-K/KX (ADM6992-K/KX) can issue or receive pause packets.

3.5.11 Bandwidth Control

Ninja-K/KX (ADM6992-K/KX) supports hardware-based bandwidth control for both ingress and egress traffic. Ingress and egress rates can be limited independently on a per port base. The Ninja-K/KX (ADM6992-K/KX) uses 8ms as the scale, and the minimum bandwidth control unit is 4 kbit/s so users can configure the rate equal to K * 4 kbit/s, 1<=K<=25000. The Ninja-K/KX (ADM6992-K/KX) maintains two counters (input and output) for each port. For example, if users want to limit the rate to 64 kbit/s, they should configure the bandwidth control threshold to 16. For each time unit, the Ninja-K/KX (ADM6992-K/KX) will add 64 to the counter and decrease the byte length when receiving a packet during this period. When the counter is decreased to zero, we can divide the control behavior into two parts:

- For the ingress control, the ingress port will not stop receiving packets. If flow control is enabled, Pause packets
 will be transmitted, if Back Pressure is enabled, Jam packets will be transmitted, and if the above functions are
 not enabled, the packet will be discarded.
- 2. For the egress control, the egress port will not transmit any packets. The port receiving packets that are forwarded to the egress port will transmit Pause packets if flow control is enabled, transmit Jam packets if Back Pressure is enabled and will discard packets if all the above functions are not enabled.

3.5.12 Interrupt

With the use of external CPU support, the Ninja-K/KX (ADM6992-K/KX) can issue an interrupt to the CPU if any event defined in SMI interrupt register 10_H and SMI interrupt mask register 11_H occur.

3.5.13 Auto TP MDIX function

The normal application in which a Switch connects to a NIC card is by a one-to-one TP cable. If the Switch connects to other devices such as another Switch, it can be done two ways. The first is to use a Cross Over TP cable and the second way is to use an extra RJ45 connector by internally crossing over the TXP/TXN and RXP/RXN signals. By using the second way, customers can use a one-to-one cable to connect two Switch devices. All these efforts add extra costs and are not a good solution. The Ninja-K/KX (ADM6992-K/KX) provides an Auto MDIX function, which adjusts the TXP/TXN and RXP/RXN automatically on the correct pins. Users can use one-to-one cabling between the Ninja-K/KX (ADM6992-K/KX) and other devices either switches or NICs.

3.6 Converter Functional Description

3.6.1 OAM Buffer

The embedded OAM buffer can store up to 4 received OAM frames (the 2 oldest received OAM frames and the 2 newest received OAM frames). This OAM buffer can be read through an SMI interface. It can be used to extend the Ninja-K/KX (ADM6992-K/KX)'s OAM handling capability. Both known and unknown OAM frames can be stored into the OAM buffer. Users can set Bit [12:11] to 1 to prevent the Ninja-K/KX (ADM6992-K/KX) store unknown or known frames into the OAM buffer.

Data Sheet 24 Rev. 1.12, 2005-11-25



3.6.2 OAM frame transmit

The Ninja-K/KX (ADM6992-K/KX) transmits OAM frames when the following condition occurs.

- 1. State Notification required in TS-1000.
 - a) Power failures
 - b) Receives light error
 - c) Normal receive light
 - d) MC failure
 - e) MC failure recover
 - f) Terminal side links disconnection
 - g) Terminal side links establishment
 - h) Time-out of timer 2(T2 timer)
 - i) Terminal side links setting state change (option B)
- 2. Power failure recovers
- 3. OAM request frame is received
 - a) Loop back test starts request
 - b) Loop back test ends request
 - c) State notification request
- 4. OAM frame transmits request via Bit [9] of SMI OAM control register 0x14.

The content of the transmitted frame requested via the SMI interface is defined in the SMI transmit OAM register $17_{\rm H}$, $18_{\rm H}$ and $19_{\rm H}$. Besides the PREAMBLE field, users can assign each bit in the C field, S field, M field and CRC field. The Ninja-K/KX (ADM6992-K/KX) will discard the M field and pad pre-defined M field defined in EEPROM register $36_{\rm H}$, $37_{\rm H}$ and $38_{\rm H}$ if Bit [2] of SMI OAM control register $14_{\rm H}$ is 0. The Ninja-K/KX (ADM6992-K/KX) will discard the CRC field and pad the CRC calculating it using its internal CRC engine based on the content of the transmitted OAM frame if Bit [1] of the SMI OAM control register $14_{\rm H}$ is 0.

After power up and port 1 link up, the Ninja-K/KX (ADM6992-K/KX) starts a 3 seconds timer. The Ninja-K/KX (ADM6992-K/KX) will mask all state notification requests until the timer expires. A Power-Up state notification frame will be transmitted after the timer expires.

If power failure is detected, the Ninja-K/KX (ADM6992-K/KX) will transmit a power failure state notification frame and mask all state notification requests. If the power failure recovers and port 1 links up, the Ninja-K/KX (ADM6992-K/KX) start a 3 seconds timer. The Ninja-K/KX (ADM6992-K/KX) will mask all state notification requests until the timer expires. A power-up state notification frame will be transmitted after the timer expires.

3.6.3 Power failure detection

A power status detect circuit is built in Ninja-K/KX (ADM6992-K/KX). If the voltage of pin A_PD_DETECT is greater than 1.2 V, the Ninja-K/KX (ADM6992-K/KX) enters a power good state. If the voltage of pin A_PD_DETECT is smaller than 1.2 V, the Ninja-K/KX (ADM6992-K/KX) enters a power failure state. There is a 1 second filter applied to prevent the bouncing effect of the A_PD_DETECT.

3.6.4 Automatic User Frame Generation

Users can set Bit [10] of the SMI OAM control register to 1 to request the Ninja-K/KX (ADM6992-K/KX) transmit a pre-defined Ethernet frame from port 1. The Ninja-K/KX (ADM6992-K/KX) will transmit a broadcast frame with the packet length and SA defined in the SMI source address register 0x15 and 0x16. The background of the frame is "increase byte". The Ninja-K/KX (ADM6992-K/KX) will calculate and pad the CRC to the frame automatically. The CRC will be stored into its internal register for comparison purpose.

3.6.5 Automatic User Frame Comparison

The Ninja-K/KX (ADM6992-K/KX) automatically compares the CRC registered in section 2.5.3 with port 1 received Ethernet frames if Bit [8:5] of SMI OAM control register 0x14 is not 0000. The Ninja-K/KX (ADM6992-K/KX) will

Data Sheet 25 Rev. 1.12, 2005-11-25



compare every received Ethernet frame to find the first CRC matched frame during the period of time defined in Bit [8:5] of SMI OAM control register 14_H. The Ninja-K/KX (ADM6992-K/KX) will generate an interrupt request if the frame is found or the timer expires.

3.6.6 Fault Propagation

The Ninja-K/KX (ADM6992-K/KX) Media Converter incorporates a Fault Propagation feature, which allows indirect sensing of a Fiber Link Loss via the 10/100Base-TX UTP connection. Whenever the Ninja-K/KX (ADM6992-K/KX) Media Converter detects a Link Loss condition on the Receive fiber (Fiber LNK OFF), it disables its UTP link pulse so that a Link Loss condition will be sensed on the UTP port to which the Ninja-K/KX (ADM6992-K/KX) Media Converter is connected. This link loss can then be sensed and reported by a Network Management agent in the remote UTP port's host equipment. This feature will affect the Ninja-K/KX (ADM6992-K/KX) UTP LNK LED.

The Ninja-K/KX (ADM6992-K/KX) Media Converter also incorporates a Far End Fault feature, which allows the stations on both ends of a pair of fibers to be informed when there is a problem with one of the fibers. Without Far End Fault, it is impossible for a fiber interface to detect a problem that affects only its Transmit fiber.

When Far End Fault is supported and enabled, a loss of received signal (link) will cause the transmitter to generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred. Unless Fiber Link Loss occurs or if the UTP port link fails, the Ninja-K/KX (ADM6992-K/KX) Media Converter will also generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred.

3.6.7 Remote Control

The remote control function can be enabled by setting Bit [5] of EEPROM register 35_H to 1. When setting up the UTP link of the CPE from CO, the OAM is sent out from the CO to CPE. The CPE which receives the OAM changes the UTP setup according to the OAM, and sends out an OAM which assigns the setting value to CO. A setup performed in OAM is confirmed until it receives the next OAM.

When this function is enabled, all setups of DIPSW become invalid and follow only a remote setup from CO. Not the setting value of DIPSW but the remote setting value from CO is assigned also to the UTP link setting value field (S7-S10) of the state notice OAM.

Details of OAM delivered and carried out between CO and CPE are shown Table 10

Table 10 OAM Delivery Between CO and CPE

		СО		CPE	
		Remote Control Start	Remote Control Stop	Remote Control Start	Remote Control Stop
C1	Direction	1: Down side	1: Down side	0: Down side	0: Down side
C2-C3	Order	10: Request	10: Request	11: Response	11: Response
C8-C15	Control signal	EEPROM register 36 _H Bit [7:0]	EEPROM register 36 _H Bit [15:8]	EEPROM register 36 Bit [7:0]	EEPROM register 36 _H Bit [15:8]
S7-S8	Speed	00: 10Mbit/s 01: 100Mbit/s	Don't care	Real status after remote control	Current status of CPE (no remote control)
S9	Duplex	0: Half 1: Full	Don't care	Real status after remote control	Current status of CPE (no remote control)
S10	Autonego	0: OFF 1: ON	Don't care	Real status after remote control	Current status of CPE (no remote control)

Data Sheet 26 Rev. 1.12, 2005-11-25



3.7 Serial Management Interface (SMI) Register Access

The SMI consists of two pins, management data clock (SDC) and management data input/output (SDIO). The Ninja-K/KX (ADM6992-K/KX) is designed to support an SDC frequency up to 25 MHz. The SDIO line is bi-directional and may be shared with other devices.

The SDIO pin requires a 1.5 K pull-up which, during idle and turnaround periods, will pull SDIO to a logic one state. Ninja-K/KX (ADM6992-K/KX) requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. The first 35 bits are preamble consisting of 35 contiguous logic one bits on SDIO and 35 corresponding cycles on SDC. Following preamble is the start-of-frame field indicated by a <01> pattern. The next field signals the operation code (OP): <10> indicates read from management register operation, and <01> indicates write to management register operation. The next field is the management register address. It is 10 bits wide and the most significant bit is transferred first.

Table 11 SMI Read/Write Command Format

Operation	Preamble	SFD	OP	CHIPID[1:0]	Unused	Register Address	TA	Data
Read	35"1"s	01	10	2 bits CHIPID	00	6 bits Address	Z0	32 bits Data Read
Write	35"1"s	01	01	2 bits CHIPID	00	6 bits Address	10	32 bits Data Write

During Read operation, a 2-bit turn around (TA) time spacing between the register address field and data field is provided for the SDIO to avoid contention. Following the turnaround time, a 32-bit data stream is read from or written into the management registers of the Ninja-K/KX (ADM6992-K/KX).




Figure 3 SMI Read Operation




Figure 4 SMI Write Operation

3.7.1 Preamble Suppression

The SMI of Ninja-K/KX (ADM6992-K/KX) supports a preamble suppression mode. If the station management entity (i.e. MAC or other management controller) determines that all devices which are connected to the same SDC/SDIO in the system support preamble suppression, then the station management entity needs not to generate preambles for each management transaction. The Ninja-K/KX (ADM6992-K/KX) requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. This requirement is generally met

Data Sheet 27 Rev. 1.12, 2005-11-25



by pulling-up the resistor of SDIO. While the Ninja-K/KX (ADM6992-K/KX) will respond to management accesses without preamble, a minimum of one idle bit between management transactions is required.

When Ninja-K/KX (ADM6992-K/KX) detects that there is an address match, then it will enable Read/Write capability for external access. When an address is mismatched, then Ninja-K/KX (ADM6992-K/KX) will tristate the SDIO pin.

3.7.2 Read EEPROM Register via SMI Register

The following 2 steps are for reading the data of EEPROM Register via SMI Interface.

Write the address of the desired EEPROM Register and READ command to SMI Register 013_H

CMD ADDRESS DATA

Read Ninja-K/KX (ADM6992-K/KX) Internal EEPROM mapping Reg.1_H. Read SMI Register 013_H. The data of desired EEPROM Register will be in bit [15:0].

EX. <35"1"s><01><10><00000><10011><z0><000 000000 000000 00010000011011>

CMD ADDRESS DATA

Get Ninja-K/KX (ADM6992-K/KX) Internal EEPROM mapping Reg.1_H. value 104f.

Data Sheet 28 Rev. 1.12, 2005-11-25



3.7.3 Write EEPROM Register via SMI Register

To write data into desired EEPROM Register, write the address of the EEPROM Register.

EX. <35"1"s><01><0100000><00100><10><001 0000000 000001 0001000001000000>

CMD ADDRESS DATA

Write Ninja-K/KX (ADM6992-K/KX) Internal EEPROM mapping Reg.1_H. with value 820f.

3.8 Reset Operation

The Ninja-K/KX (ADM6992-K/KX) can be reset either by hardware or software. A hardware reset is accomplished by applying a negative pulse, with duration of at least 100 ms to the RC pin of the Ninja-K/KX (ADM6992-K/KX) during normal operation to guarantee internal SSRAM is reset properly.

Hardware reset operation samples the pins and initializes all registers to their default values. This process includes re-evaluation of all hardware configurable registers. A hardware reset affects all embedded PHYs in the device.

Software reset can reset all embedded PHY and it does not latch the external pins nor reset the registers to their respective default value. This can be achieved by writing FF to EEPROM Reg.3F_H.

Logic levels on several I/O pins are detected during a hardware reset to determine the initial functionality of Ninja-K/KX (ADM6992-K/KX). Some of these pins are used as output ports after reset operation.

Care must be taken to ensure that the configuration setup will not interfere with normal operation. Dedicated configuration pins can be tied to VCC or Ground directly. Configuration pins multiplexed with logic level output functions should be either weakly pulled up or weakly pulled down through external resistors.

3.8.1 Write EEPROM Register via EEPROM Interface

To write data into desired EEPROM Register via EEPROM interface,

If external EEPROM 93C46 or 93C66 exists, any WRITE programming instructions after EWEN instruction be executed can be updated effectively on EEPROM content and Ninja-K/KX (ADM6992-K/KX) internal mapping register on the same time.

If no external EEPROM exists, EECS/EECK/EEDI must be kept tristate at least 100ms after hardware reset. Any WRITE programming instructions after EWEN instruction be executed can be updated effectively on Ninja-K/KX (ADM6992-K/KX) internal mapping register. Please notice that Ninja-K/KX (ADM6992-K/KX) can only identify 93C66-programming instructions if no external EEPROM.

Data Sheet 29 Rev. 1.12, 2005-11-25



Registers Description

4 Registers Description

This chapter describes Definitions, EEPROM Registers and Serail Management Registers.

Data Sheet 30 Rev. 1.12, 2005-11-25



4.1 EEPROM Registers

Table 12 Registers Address SpaceRegisters Address Space

Module	Base Address	End Address	Note
EEPROM	00 _H	3C _H	

Table 13 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number
SR	Signature Register	00 _H	33
PCR_0	Port Configuration Register 0	01 _H	34
PCR_1	Port Configuration Register 1	02 _H	35
MC_0	Miscellaneous Configuration 0	03 _H	36
MCR_1	Miscellaneous Configuration Register 1	04 _H	36
MCR_2	Miscellaneous Configuration Register 2	05 _H	38
BMC_0	Buffer Management Configuration 0	06 _H	39
BMC_1	Buffer Management Configuration 1	07 _H	39
BMC_2	Buffer Management Configuration 2	08 _H	40
IBW_CCR_0	Ingress Bandwidth Control Configuration 0	09 _H	40
EBW_CCR_1	Egress Bandwidth Control Configuration 1	0A _H	41
IBW_CCR_2	Ingress Bandwidth Control Configuration 2	0B _H	41
EBW_CCR_3	Egress Bandwidth Control Configuration 3	0C _H	41
PHY_MC	PHY Miscellaneous Configuration	0D _H	42
MAC_AFC	MAC Address Filtering Configuration	0E _H	43
PCFC_1_0	Packet Filter Control Register 1 and 0	0F _H	44
PCFC_3_2	Packet Filter Control Registers 3 and 2	10 _H	44
PCFC_5_4	Packet Filter Control Registers 5 and 4	11 _H	44
PCFC_7_6	Packet Filter Control Registers 7 and 6	12 _H	44
PCFC_9_8	Packet Filter Control Registers 9 and 8	13 _H	44
PCFC_11_10	Packet Filter Control Registers 11 and 10	14 _H	44
PCFC_13_12	Packet Filter Control Registers 13 and 12	15 _H	44
PCFC_15_14	Packet Filter Control Registers 15 and 14	16 _H	44
TFTR_0	Filter Type Register 0	17 _H	45
TFTR_1	Filter Type Register 1	18 _H	45
FR_0	Filter Register 0	19 _H	46
FR_1	Filter Register 1	1A _H	46
FR_2	Filter Register 2	1B _H	46
FR_3	Filter Register 3	1C _H	46
FR_4	Filter Register 4	1D _H	46
FR_5	Filter Register 5	1E _H	46
FR_6	Filter Register 6	1F _H	46
FR_7	Filter Register 7	20 _H	46
FR_8	Filter Register 8	21 _H	46

Data Sheet 31 Rev. 1.12, 2005-11-25



 Table 13
 Registers Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Page Number		
FR_9	Filter Register 9	22 _H	46		
FR_10	Filter Register 10	23 _H	46		
FR_11	Filter Register 11	24 _H	46		
FR_12	Filter Register 12	25 _H	46		
FR_13	Filter Register 13	26 _H	46		
FR_14	Filter Register 14	27 _H	46		
FR_15	Filter Register 15	28 _H	46		
PB_ID_0_0	Port Base VLAN ID and Mask 0 of Port 0	29 _H	47		
PB_ID_1_0	Port Base VLAN ID and Mask 1 of Port 0	2A _H	47		
PB_ID_0_1	Port Base VLAN ID and Mask 0 of Port 1	2B _H	48		
PB_ID_1_1	Port Base VLAN ID and Mask 1 of Port 1	2C _H	48		
TPR_0_0	Tag Port Rule 0 Register 0	2D _H	49		
TPR_1_0	Tag Port Rule 1 Register 0	2E _H	49		
TPR_0_1	Tag Port Rule 0 Register 1	2F _H	49		
TPR_1_1	Tag Port Rule 1 Register 1	30 _H	50		
TPR_0_2	Tag Port Rule 0 Register 2	31 _H	49		
TPR_1_2	Tag Port Rule 1 Register 2	32 _H	50		
TPR_0_3	Tag Port Rule 0 Register 3	33 _H	49		
TPR_1x	Tag Port Rule 1 x	34 _H	50		
OAM_C_1	OAM Configuration Register 1	35 _H	50		
OAM_CR_2	OAM Configuration Register 2	36 _H	53		
MCR_3	Miscellaneous Configuration Register 3	37 _H	53		
MCR_4	Miscellaneous Configuration 4	38 _H	54		
MCR_5	Miscellaneous Configuration Register 5	39 _H	54		
FC_1	Forwarding Configuration 1	3A _H	55		
FC_2	Forwarding Configuration 2	3B _H	55		
DV_CR	Default Value Control Register	3C _H	56		

The register is addressed wordwise.

Table 14 Register Access Types

Mode	Symbol	Description HW	Description SW				
read/write	rw	Register is used as input for the HW	Register is readable and writable by SW				
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)				
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register				
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register				



Table 14 Register Access Types (cont'd)


Mode	Symbol	Description HW	Description SW
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is readable and writable by SW
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is readable and writable by SW.

Table 15 Registers Clock DomainsRegisters Clock Domains

Clock Short Name	Description							

4.1.1 EEPROM Registers Description

Signature Register





Field	Bits	Туре	Description
Signature	15:0	ro	Signature
			4154 _H SIG, Default (AT)

Port Configuration Register 0

PCR_0 Port Configuration Register 0									fset 1 _H				Value 104F _H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MAC	LBC	PAC	RPT			ОРТС			ANPD	AN	ANA	DX	SP	ANE	FC
	rw	rw	rw	rw			rw	1		rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
MAC	15	rw	MAC Learning Table Entry Limitation 0 _B DIS, Disable Total MAC Limitation (Default) 1 _B MAX, Maximum allowable total MAC
LBC	14	rw	Loop-back Control 0 _B N, Normal Operation (Default) 1 _B LP, Local Loop-back for Port1/Port0
PAC	13	rw	Packet Authorization Control 0 _B ALL, All packet (Default) 1 _B PPP, PPPOE only
RPT	12	rw	Receive Packet TAG Recognition Control 0 _B REC, Recognize VLAN TAG automatically (Default) 1 _B DIS, Disable
OPTC	11:7	rw	Output Packet Tagging Control 0 _B TAG, TAG/UNTAG packets if needed 1 _B BP, Bypass TX packets same as RX (Default)
ANPD	6	rw	Auto-Negotiation Parallel Detect Follow IEEE802.3 0 _B B, Both 1 _B H, Half only (Default)
AN	5	rw	Auto-Negotiation Advertise Single Capability 0 _B E, Expand (Default) 1 _B S, Single
ANA	4	rw	Auto-Negotiation Advertisement 0 _B FS, Follows speed and duplex setting to negotiate with link partner. (Default) 1 _B 4W, Always 4 way Auto-negotiation
DX	3	rw	Duplex 0 _B HD, Half Duplex 1 _B FD, Full Duplex (Default)



Field	Bits	Type	Description
SP	2	rw	Speed 0 _B 10M, 10M 1 _B 100M, 100M (Default)
ANE	1	rw	Auto negotiation Enable 0 _B D, Disable Auto-negotiation 1 _B E, Enable Auto-negotiation. (Default)
FC	0	rw	802.3x Flow Control Command Ability 0 _B D, Disable 802.3x Flow control command ability 1 _B E, Enable 802.3x Flow control command ability (Default)

Port Configuration Register 1

PCR_1 Port Configuration Register 1							Offset 02 _H						Reset Value 104F _H				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MAC	LBC	PAC	RPT			OPTC	1	1	ANPD	AN	ANA	DX	SP	ANE	FC	
	rw	rw	rw	rw	I .		rw			rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Type	Description
MAC	15	rw	MAC Learning Table Entry Limitation
			 0_B DIS, Disable Total MAC Limitation (Default) 1_B MAX, Maximum allowable total MAC
LBC	14	rw	Loop-back Control
			0 _B N , Normal Operation (Default)
			1 _B LP , Local Loop-back for Port1/Port0
PAC	13	rw	Packet Authorization Control
			0 _B ALL , All packet (Default)
			1 _B PPP , PPPOE only
RPT	12	rw	Receive Packet TAG Recognition Control
			0 _B REC , Recognize VLAN TAG automatically (Default)
			1 _B DIS , Disable
OPTC	11:7	rw	Output Packet Tagging Control
			0 _B TAG , TAG/UNTAG packets if needed
			1 _B BP , Bypass TX packets same as RX (Default)
ANPD	6	rw	Auto-Negotiation Parallel Detect Follow IEEE802.3
			0 _B B , Both
			1 _B H , Half only (Default)
AN	5	rw	Auto-Negotiation Advertise Single Capability
			0 _B E , Expand (Default)
			1 _B S , Single



Field	Bits	Туре	Description
ANA	4	rw	Auto-Negotiation Advertisement 0 _B FS, Follow speed and duplex setting to negotiate with link partner. (Default) 1 _B 4W, Always 4 way Auto-negotiation
DX	3	rw	Duplex 0 _B HD, Half Duplex 1 _B FD, Full Duplex (Default)
SP	2	rw	Speed 0 _B 10M, 10M 1 _B 100M, 100M (Default)
ANE	1	rw	Auto negotiation Enable 0 _B D, Disable Auto-negotiation 1 _B E, Enable Auto-negotiation. (Default)
FC	0	rw	802.3x Flow Control command ability 0 _B D, Disable 802.3x Flow control command ability 1 _B E, Enable 802.3x Flow control command ability (Default)

Miscellaneous Configuration 0

MC_0 Miscel	s Con	figurati	ion 0	Offset 03 _H							Reset Value 0600 _H				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ECRC	CRS		MPS												
rw	rw							r	w			1		1	

Field	Bits	Туре	Description
ECRC	15	rw	Enable CRC Check
			0 _B E , Enable (Default)
			1 _B D , Disable
CRS	14	rw	CRS (carrier sense) check disable
			Checking of the length of CRS
			0 _B ED , Enable (Default)
			1 _B DD , Disable
MPS	13:0	rw	Maximum Packet Size
			Maximum allowable frame size in bytes
			9216 _D MAX , Max. bytes number
			1536 _D DEF , Default value

Miscellaneous Configuration Register 1



MCR_′ Miscel		ıs Con	figurati	on Re	gister 1	I		fset 4 _H						Reset	Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LED_ ST	LED_ ON	MAC	PFRC	Res	VLAN	EFM_ P0	PL	DBO	DP	AD		I	Res	I	
r\A/	r\/	r\/	rw.	ro	r\/	r\A/	rw.	rw.	r\A/	r\A/			ro		

Field	Bits	Туре	Description
LED_ST	15	rw	LED Status Definition when UTP link down 0 _B TBD, always put off LEDs of UTP port when UTP link down (Default) 1 _B TBD, LEDs of UTP port show DIPSW setting when auto-negotiation is disabled and linked down
LED_ON	14	rw	Turn on all LED at the same time during LED self test 0 _B TBD, Disable (Default) 1 _B TBD, Enable
MAC	13	rw	 MAC address table hashing algorithm Control 0_B DM, MAC address lookup table uses direct mode to generate hash key (Default) 1_B CRC, MAC address lookup table uses CRC to generate hash key
PFRC	12	rw	Pause Frame Recognition Control when auto-negotiation disable 0 _B STOP, Stop transmitting frame if PAUSE frame received. (Default) 1 _B NOS, Don't stop transmitting frame if PAUSE frame received when flow control capability is disabled.
Res	11	ro	Reserved 0 _B DEF, Default
VLAN	10	rw	Replace VLAN ID 0 and 1 by PVID 0 _B D, Disable (Default) 1 _B R, Replace
EFM_P0	9	rw	Emulated Force Mode for Port0 0 _B D, Disable (Default) 1 _B TBD,
PL	8	rw	Preamble Leveling 0 _B 7B, 7 bytes (Default) 1 _B 6B, 6 bytes
DBO	7	rw	Disable Back-Off 0 _B E, Enable (Default) 1 _B D, Disable
DP	6	rw	Discard Packet after 16th Collision 0 _B E, Disable (Default) 1 _B D, Enable



Field	Bits	Туре	Description
AD	5	rw	Aging Disable 0 _B E, Enable aging (Default) 1 _B D, Disable aging
Res	4:0	ro	Reserved

Miscellaneous Configuration Register2

MCR_2 Miscel		ıs Coni	figurat	ion Re	gister 2	2		fset 5 _H						Reset	Value 0014 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD	AG	LPTD IS	P0_M DI	XOVE N	FCDI S	RECH ALF	REC1 0	ANDI S	Res	FT	PR	FPC	Cut	UTP_ LED	UTP_ Link
rw.	rw	rw	rw	rw	rw	rw	rw.	rw	rο	r	W	rw	rw	rw	rw

Field	Bits	Туре	Description
PD	15	rw	Polarity definition Change for hardware pin INT_N 0 _B LA, INT_N Low Active (Default) 1 _B HA, INT_N High Active
AG	14	rw	Aging 0 _B N, Normal (Default) 1 _B F, Fast
LPTDIS	13	rw	Polarity definition change for hardware pin LPTDIS 0 _B DIP, Disable Inverse Polarity of LPTDIS (Default) 1 _B IP, Inversed Polarity of LPTDIS
P0_MDI	12	rw	Polarity definition change for hardware pin P0_MDI 0 _B DIP, Disable Inverse Polarity of P0_MDI (Default) 1 _B IP, Inversed Polarity of P0_MDI
XOVEN	11	rw	Polarity definition change for hardware pin XOVEN 0 _B DIP, Disable Inverse Polarity of XOVEN (Default) 1 _B IP, Inversed Polarity of XOVEN
FCDIS	10	rw	Polarity definition change for hardware pin P0_FCDIS and P1_FCDIS 0 _B DIP, Disable Inverse Polarity (Default) 1 _B IP, Inversed Polarity
RECHALF	9	rw	Polarity definition change for hardware pin P0_RECHALF and P1_RECHALF 0 _B DIP, Disable Inverse Polarity (Default) 1 _B IP, Inversed Polarity
REC10	8	rw	Polarity definition change for hardware pin P0_REC10 and P1_REC10 0 _B DIP, Disable Inverse Polarity (Default) 1 _B IP, Inversed Polarity

Data Sheet 38 Rev. 1.12, 2005-11-25



Field	Bits	Туре	Description
ANDIS	7	rw	Polarity definition change for hardware pin P0_ANDIS and P1_ANDIS 0 _B DIP, Disabled Inverse Polarity (Default)
			1 _B IP , Inversed Polarity
Res	6	ro	Reserved
			0 _B DEF , Default
FTPR	5:4	rw	FTPR_MODE
			OO _B OAM, OAM
			01 _B FEFI , FEFI (Default)
			1x _B DIS , Disable
FPC	3	rw	Fault Propagation Control
			0 _B EP , Enable Fault Propagation in converter mode (Default)
			1 _B DP , Disable Fault Propagation
Cut	2	rw	Cut-Through Forwarding Control in converter mode
			0 _B ES , Enable 100M snooping in converter mode
			1 _B DS , Disable snooping (Default)
UTP_LED	1	rw	UTP led control during Loop Back Test
			0 _B OFF , Put off LEDs of UTP port during loopback test. (Default)
			1 _B NOT , Don't put off LEDs of UTP port during loopback test.
UTP_Link	0	rw	UTP link control during Loop Back Test
_			0 _B LD , Link Disable during Loop Back Test (Default)
			1 _B LE , Link Enable during Loop Back Test

Buffer Management Configuration 0


BMC_0 Buffer		gemen	t Confi	guratio	on 0			fset 6 _H						Rese	t Value 0198 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							R	les							
							ľ	ົ ຕ		1			1	1	

Field	Bits	Type	Description
Res	15:0	ro	Reserved 0198 _H DEF, Default

Buffer Management Configuration 1

BMC_1	Offset	Reset Value
Buffer Management Configuration 1	07 _H	0258 _H





Field	Bits	Туре	Description
Config	15:0	ro	Configuration
			0258 _H DEF , Default

Buffer Management Configuration 2

	BMC_2 Buffer	2 Manag	gement	t Confi	guratio	on 2			fset 8 _H						Reset	Value 0008 _H
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	ı	1	1	ı	1	Со	nfig	1	ı	1	1	T	ı	
_				•				r	·o	•	•		•		•	

Field	Bits	Туре	Description
Config	15:0	ro	Configuration
			0008 _H DEF , Default


Ingress Bandwidth Control Configuration 0

IBW_C	_	dwidth	Contro	ol Conf	igurati	on 0		fset 9 _H						Rese	t Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IBC_ P0		1	1	1	1	1		BCT_P	0	1	1	1	1	1	
rw				1		1	1	rw		I	1	1	1		

Field	Bits	Type	Description	
IBC_P0	15	rw	Port 0 Ingress Bandwidth Control	
			0 _B D , Disable (Default)	
			1 _B E , Enable	
IBCT_P0	14:0	rw	Port0 Ingress Bandwidth Control Threshold	
			Step size: 4 Kbytes	
			0000 _H DEF , Default	



Egress Bandwidth Control Configuration 1



Field	Bits	Туре	Description	
EBC_P0	15	rw	Port 0 Egress Bandwidth Control	
			0 _B D , Disable (Default)	
			1 _B E , Enable	
EBCT_P0	14:0	rw	Port 0 Egress Bandwidth Control Threshold	
			Step size: 4 Kbytes	
			0000 _H Z , Default	

Ingress Bandwidth Control Configuration 2

IBW_C	_		Contro	ol Conf	iguratio	on 2		set B _H						Reset	Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IBC_ P1		1	1	1			' 	BCT_P	1	ı	1	1	1	1	
rw								rw							


Field	Bits	Туре	Description
IBC_P1	15	rw	Port 1 Ingress Bandwidth Control
			0 _B D , Disable (Default)
			1 _B E , Enable
IBCT_P1	14:0	rw	Port 1 Ingress Bandwidth Control Threshold
			Step size: 4 Kbytes
			0000 _H Z , Default

Egress Bandwidth Control Configuration 3

EBW_CCR_3	Offset	Reset Value
Egress Bandwidth Control Configuration 3	0C _H	0000 _H

Data Sheet 41 Rev. 1.12, 2005-11-25





Field	Bits	Type	Description
EBC_P1	15	rw	Port 1 Egress Bandwidth Control 0 _B D, Disable (Default) 1 _B E, Enable
EBCT_P1	14:0	rw	Port 1 Egress Bandwidth Control Threshold Step size: 4 Kbytes 0000 _H Z , Default

PHY Miscellaneous Configuration

PHY_ PHY I	MC Miscella	aneous	Confi	guratio	n			fset D _H							Value 1A74 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ı	T		1	ı	COI	NF_0	ı	ı	1	1	1	1	
	•	•	•		•		r	·O			•	•		•	

Field	Bits	Type	Description
CONF_0	15:0	ro	Configuration 0
			1A74 _H CONF, Default




Reserved MAC Address Filtering Configuration

MAC_A	AFC Address	s Filter	ing Co	nfigura	ation		Off 0E	set E _H						Reset	Value 0014 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MF	FM	TU	FM	Res	PFM_ 10	CRC	PFM_ 02		' R	es	I	PFN	/ /_01	PFM	1_00
r۱	W	r	W	rw	rw	ro	ro		r	N		r	W	r	W

Field	Bits	Type	Description
MFM	15:14	rw	Match Frame Mode 00 _B SAM, CRC is correct and the same with CRC of last request transmitted user frame (Default) 01 _B COR, CRC is correct 10 _B DIF, CRC is incorrect or different with CRC of last request transmitted user frame 11 _B INC, CRC is incorrect
TUFM	13:12	rw	Transmit user frame mode 00 _B SF, Single frame (Default) 01 _B CMF, Continuous transmit until match frame found or match timer expire 1x _B CT, Continuous transmit
Res	11	rw	Reserved 0 _B DEF, Default
PFM_10	10	rw	Packet Filtering Mode for Received DA = 01 80 C2 00 00 10 ~ 01 80 C2 00 00 FF 0 _B DEF, Default
CRC	9	ro	Disable OAM CRC check 0 _B E, Enable (Default) 1 _B D, Disable
PFM_02	8	ro	Packet Filtering Mode for Received DA = 01 80 C2 00 00 02 ~ 01 80 C2 00 00 0F 1 _B DEF, Default
Res	7:4	rw	Reserved 0 _B DEF, Default
PFM_01	3:2	rw	Packet Filtering Mode for Received DA = 01 80 C2 00 00 01 and OPCODE!= PAUSE 01 _B DEF, Default (Fixed)
PFM_00	1:0	rw	Packet Filtering Mode for Received DA = 01 80 C2 00 00 00 00 _B DEF, Default



Packet Filter Control Registers 1 and 0



Field	Bits	Type	Description
OPC_1A	15	ro	OP Code for Filter
			Defined in Register 1A _H (1C _H , 1E _H , 20 _H , 22 _H , 24 _H , 26 _H , 28 _H)
Res	14	rw	Reserved
AP1_R1	13	ro	Apply to Port 1 Rx 1
			0 _B DNA , Do not apply
			1 _B APL , Apply
AP0_R1	12:8	ro	Apply to Port 0 Rx 1
			0 _B DNA , Do not apply
			1 _B APL , Apply
Res	7	ro	Reserved
AP1_R1	6	rw	Apply to Port 1 Rx 1
			0 _B DNA , Do not apply
			1 _B APL , Apply
AP1_R1	5	rw	Apply to Port 0 Rx 1
			0 _B DNA , Do not apply
			1 _B APL , Apply
OPC_19	4:0	rw	OP Code for Filter
			which defined in Register 19 _H (1B _H , 1D _H , 1F _H , 21 _H , 23 _H , 25 _H , 27 _H)

Other Packet Filter Control Registers have the same structure and characteristics as **Packet Filter Control Registers 1 and 0**; the offset addresses are listed in **Table 16**.


Table 16 Other Packet Filter Control Registers

Register Short Name	Register Long Name	Offset Address	Page Number
PCFC_3_2	Packet Filter Control Registers 3 and 2	10 _H	
PCFC_5_4	Packet Filter Control Registers 5 and 4	11 _H	
PCFC_7_6	Packet Filter Control Registers 7 and 6	12 _H	
PCFC_9_8	Packet Filter Control Registers 9 and 8	13 _H	
PCFC_11_10	Packet Filter Control Registers 11 and 10	14 _H	
PCFC_13_12	Packet Filter Control Registers 13 and 12	15 _H	
PCFC_15_14	Packet Filter Control Registers 15 and 14	16 _H	

Data Sheet 44 Rev. 1.12, 2005-11-25



Filter Type Register 0



Field	Bits	Туре	Description
TF_7_15	15:14	rw	Type of Filter
TF_6_14	13:12	rw	
TF_5_13	11:10	rw	
TF_4_12	9:8	rw	
TF_3_11	7:6	rw	
TF_2_10	5:4	rw	
TF_1_9	3:2	rw	
TF_0_8	1:0	rw	


Filter Type Register 1

TFTR_ Filter 1	_. 1 Γype R	egiste	Offset r 1 18 _H								Reset	Value 0000 _H			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TF_	7_15	TF_	6_14	TF_	5_13	TF_	4_12	TF_	3_11	TF_	2_10	TF_	1_9	TF_	8_0
r	w	r	W	r	w	r	w	r	w	r	w	r	w	r	N

Field	Bits	Type	Description
TF_7_15	15:14	rw	Type of Filter
TF_6_14	13:12	rw	
TF_5_13	11:10	rw	
TF_4_12	9:8	rw	
TF_3_11	7:6	rw	
TF_2_10	5:4	rw	
TF_1_9	3:2	rw	
TF_0_8	1:0	rw	



Filter Register 0



Field	Bits	Type	Description
Filter	15:0	rw	Filter

Other Filter Registers have the same structure and characteristics as **Filter Register 0**; the offset addresses are listed in **Table 17**.


Table 17 Other Filter Registers

Register Short Name	Register Long Name	Offset Address	Page Number
FR_1	Filter Register 1	1A _H	
FR_2	Filter Register 2	1B _H	
FR_3	Filter Register 3	1C _H	
FR_4	Filter Register 4	1D _H	
FR_5	Filter Register 5	1E _H	
FR_6	Filter Register 6	1F _H	
FR_7	Filter Register 7	20 _H	
FR_8	Filter Register 8	21 _H	
FR_9	Filter Register 9	22 _H	
FR_10	Filter Register 10	23 _H	
FR_11	Filter Register 11	24 _H	
FR_12	Filter Register 12	25 _H	
FR_13	Filter Register 13	26 _H	
FR_14	Filter Register 14	27 _H	
FR_15	Filter Register 15	28 _H	

Data Sheet 46 Rev. 1.12, 2005-11-25




Port Base VLAN ID and Mask 0 of Port 0



Field	Bits	Туре	Description
DPRI	15:13	rw	DPRI Default Priority
DCFI	12	rw	DCF Default CFI
PVID	11:10	rw	PVID Port base VLAN ID 01 _B DEF, Default

Port Base VLAN ID and Mask 0 of Port 1




Field	Bits	Туре	Description
PVID	15:0	rw	PVID Mask

Data Sheet 47 Rev. 1.12, 2005-11-25



Port Base VLAN ID and Mask 0 of Port 1



Field	Bits	Туре	Description
DPRI	15:13	rw	DPRI Default Priority
DCFI	12	rw	DCF Default CFI
PVID	11:10	rw	PVID Port base VLAN ID 01 _B DEF, Default


Port Base VLAN ID and Mask 1 of Port 1

Field	Bits	Туре	Description
PVID	15:0	rw	PVID Mask

Data Sheet 48 Rev. 1.12, 2005-11-25



Tag Port Rule 0 Register 0




Field	Bits	Type	Description
Rule_Mask	15:12	rw	Rule Mask F _H D, Default
Rule	11:0	rw	Rule

Other Tag Port Rule 0 Registers have the same structure and characteristics as **Tag Port Rule 0 Register 0**; the offset addresses are listed in **Table 18**.

Table 18 Other Tag Port Rule 0 Registers

Register Short Name	Register Long Name	Offset Address	Page Number
TPR_0_1	Tag Port Rule 0 Register 1	2F _H	
TPR_0_2	Tag Port Rule 0 Register 2	31 _H	
TPR_0_3	Tag Port Rule 0 Register 3	33 _H	

Tag Port Rule 1 Register 0



Field	Bits	Type	Description
Port	11:9	rw	Port to apply the rule
EX	8	rw	Exclude Rule
R_Mask	7:0	rw	Rule Mask[11:4]

Data Sheet 49 Rev. 1.12, 2005-11-25



Other Tag Port Rule 1 Registers have the same structure and characteristics as **Tag Port Rule 1 Register 0**; the offset addresses are listed in **Table 19**.

Table 19 Other Tag Port Rule 1 Registers


Register Short Name	Register Long Name	Offset Address	Page Number
TPR_1_1	Tag Port Rule 1 Register 1	30 _H	
TPR_1_2	Tag Port Rule 1 Register 2	32 _H	

Tag Port Rule 1 x

TPR_1 Tag Po		e 1 x						set 4 _H							Value 00FF _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LBTM		Timer	ı		Port	1	ER		1	1	Rule_	Mask	1		
rw		rw			rw	•	rw		1	1	r	w			

Field	Bits	Type	Description
LBTM	15	rw	Loop Back Test Mode 0 _B TBD, depend on current speed configuration to test 10M or 100M PHY (Default)
			1 _B TBD , Always test 100M PHY
Timer	14:12	rw	Timer Timer to qualify power failure recovery status (second) 000 _B Z , 0 seconds (Default) _B , 111 _B MAX , 8 seconds
Port	11:9	rw	Port to apply the rule
ER	8	rw	Exclude Rule
Rule_Mask	7:0	rw	Rule Mask[11:4]

OAM Configuration Register 1





Field	Bits	Type	Description
TS_Def	15:12	rw	TS-1000 OAM C field Bit[4:7] Definition for Remote Control 0000 _B Z, Default
TS_C	11	rw	TS-1000 OAM C field Bit[1] Check 0 _B CD, Check direction of OAM frame (Default) 1 _B NC, Do not check direction of OAM frame
PRMT	10:8	rw	Ninja-K/KX (ADM6992-K/KX) Power Recovery Mask Timer when Power-On-Initial Timer for Mask OAM after power up and Port 1 link up (second) 000 _B Z, 0 seconds _B , 011 _B THREE, 3 seconds (Default) 111 _B MAX, 8 seconds
DC	7	rw	Ninja-K/KX (ADM6992-K/KX) Power Detection Control 0 _B Z, Should be set 1 _B TBD,
RCSO	6	rw	Ninja-K/KX (ADM6992-K/KX) OAM Remote Control Stop OAM Enable 0 _B E, Enable Remote Control OAM (Default) 1 _B D, Disable Remote Control OAM
RCSF	5	rw	Ninja-K/KX (ADM6992-K/KX) OAM Remote Control Start Function Enable 0 _B D, Disable Remote Control (Default) 1 _B E, Enable Remote Control
U_LU	4	rw	TS-1000 OAM S field Bit[7:10] Definition when UTP link up 0 _B SHOW, S7-S8 and S9 of OAM frame show PHY status if PHY link up (Default) 1 _B NOT, S7-S8 and S9 of OAM frame don't show PHY status if PHY link up
U_LD	3	rw	TS-1000 OAM S field Bit[7:10] Definition when auto-negotiation is enabled and UTP is linked down 0 _B DIS, Disable idiot setting. Ninja-K/KX (ADM6992-K/KX) will send DIPSW setting to CO when UTP port auto-negotiation enabled and linked down (Default) 1 _B EIS, Enable idiot setting. Ninja-K/KX (ADM6992-K/KX) will always send 10MH to CO when UTP port auto-negotiation is enabled and linked down
TXF	2	rw	Transmit MC_FAILURE when load EEPROM fail 0 _B TBD, Assert MC_FAILURE when load EEPROM fail (Default) 1 _B TBD, Don't assert MC_FAILURE when load EEPOM fail
SNFC	1	rw	NTT TS-1000 Status Notification Frame Control 0 _B TBD, Transmit one OAM frame if state change or state notification request frame is received. (Default) 1 _B TBD, Transmit three OAM frames if state change or state notification request frame is received.




Field	Bits	Туре	Description		
MC	0	rw	NTT TS-1000 MC Mode Control		
			0 _B TBD , CPE mode (Default)		
			1 _B TBD , CO mode		



OAM Configuration Register 2


Ninja-K/KX (ADM6992-K/KX) OAM C field Bit[8:15] definition for Remote Control



Field	Bits	Type	Description	
RC_EF	15:8	rw	Remote Control End Function OAM C field Bit[8:15] definition FE _H EF, Default	
RC_SF	7:0	rw	Remote Control Start Function OAM C field Bit[8:15] definition FF _H SF, Default	

Miscellaneous Configuration Register 3


Vender ID



Field	Bits	Туре	Description
Vender_ID	15:0	rw	NTT TS-1000 OAM M field Bit[15:0] definition Vender ID Bits



Miscellaneous Configuration Register 4



Field	Bits	Туре	Description
MN_7_0	15:8	rw	NTT TS-1000 OAM M field Bit[31:24] definition Model Number Bit [7:0] FE _H MN, Default
VID_23_16	7:0	rw	NTT TS-1000 OAM M field Bit[23:16] definition Vender ID Bit [23:16] FF _H VID, Default


Miscellaneous Configuration Register 5

ICR_		ıs Con	figurat	ion Re	gister (5		fset 9 _H						Rese	t Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ı	1		1	ſ	MN_	_23_8	1	ı	1	1	ı	1	
	,	•	•	•	•	•	r	w			•	•	•	•	-

Field	Bits	Туре	Description
MN_23_8	15:0	rw	NTT TS-1000 OAM M field Bit[47:32] definition Model Number Bits [23:8]



Forwarding Configuration 1



Field	Bits	Туре	Description
Res_6	15:4	ro	Reserved 600 _H D, Default
FM_C	3:2	rw	Forwarding Mode Control 00 _B SF, Store & Forward (Default) 01 _B MCT, Modify Cut-Through 10 _B R, Reserved 11 _B MII, MII Cut-Through
Res	1	ro	Reserved 0 _B , Default
FC	0	rw	Forwarding Mode auto-change Control 0 _B FIX, Fix Forwarding Mode (Default) 1 _B A, Automatically Change Forwarding Mode

Forwarding Configuration 2

	FC_2 Forwa	rding (Configu	uration	2				set B _H						Rese	t Value 0000 _H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res															
ro																

Field	Bits	Туре	Description
Res	15:0	ro	Reserved 0000 _H Z, Default



Default Value Control Register

	DV_CF Defaul		e Contr	ol Reg	ister				set C _H						Reset	Value 0000 _H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PU_M	PS_D	PS_C	PM_T	IPG	IP_D	IP_F	ВР	EO	DL	FX1	FX_0	LED2	LED1	LED0	DIS
_	rw.	rw.	rw/	rw.	rw/	rw.	r\n/	rw.	rw/	r\n/	rw.	rw.	rw.	r\n/	rw.	rw/

Field	Bits	Туре	Description
PU_M	15	rw	Power up mask mode 0 _B TBD, by timer defined in EEPROM register 0x35 Bit[10:8] (Default) 1 _B TBD, by LED self test
PS_D	14	rw	Power status detect mode 0 _B TBD, mode 0 (Default) 1 _B TBD, mode 1
PS_C	13	rw	Power status change mask timer 0 _B TBD, the same with power up mask timer which defined in EEPROM register 0x35 Bit[10:8] (Default) 1 _B TBD, EEPROM register 0x34 Bit [14:12]
PM_T	12	rw	Power mask timer time base before first OAM was sent 0 _B TBD, 1 sec (Default) 1 _B TBD, 0.5 sec
IPG	11	rw	Place IPG 0 _B TBD, Places IPG before and after OAM frame and loop back test frame (Default) 1 _B TBD, Places IPG/2 before and after OAM frame and loop back test frame
IP_D	10	rw	Inverse Polarity of A_PD_DETECT 0 _B TBD, Disable inverse polarity (Default) 1 _B TBD, Inverse the polarity
IP_F	9	rw	Inverse Polarity of MC_FAILURE 0 _B TBD, Disable inverse polarity (Default) 1 _B TBD, Inverse the polarity
BP	8	rw	Polarity definition change for power-on-setting pin BYPASS_PAUSE 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
EO	7	rw	Polarity definition change for power-on-setting pin EN_OAM 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
DL	6	rw	Polarity definition change for power-on-setting pin DIS_LEARN 0 _B TBD, Disable inverse default value of DIS_LEARN (Default) 1 _B TBD, Inverse the default value of DIS_LEARN



Field	Bits	Туре	Description
FX1	5	rw	Polarity definition change for power-on-setting pin FXMODE[1] 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
FX_0	4	rw	Polarity definition change for power-on-setting pin FXMODE[0] 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
LED2	3	rw	Polarity definition change for power-on-setting pin LEDMODE[2] 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
LED1	2	rw	Polarity definition change for power-on-setting pin LEDMODE[1] 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
LED0	1	rw	Polarity definition change for power-on-setting pin LEDMODE[0] 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value
DIS	0	rw	Polarity definition change for power-on-setting pin DISBP_N 0 _B TBD, Disable inverse default value (Default) 1 _B TBD, Inverse the default value



4.2 Serial Management Registers

Table 20 Registers Address SpaceRegisters Address Space

Module	Base Address	End Address	Note
Serial	00 _H	1D _H	

Table 21 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number
Chip_ID	Chip Identifier	00 _H	59
OFR	Overflow Flag Register	01 _H	60
PCNR_0	Port 0 Counter Register	02 _H	61
PORBC	P0 Receive byte count	03 _H	61
P0TP	P0 Transmit packets	04 _H	61
POTBC	P0 Transmit byte count	05 _H	61
P0EC	P0 Error count	06 _H	61
P0CC	P0 Collision count	07 _H	61
P1RP	P1 Receive packets	08 _H	61
P1RBC	P1 Receive byte count	09 _H	61
P1TP	P1 Transmit packets	0A _H	61
P1TBC	P1 Transmit byte count	0B _H	61
P1EC	P1 Error count	0C _H	61
P1CC	P1 Collision count	0D _H	61
PCRR	Port Counter Reset Register	0E _H	61
HW_SSR	Hardware Setting Status Register	0F _H	63
INT	Interrupt Register	10 _H	64
INT_M	Interrupt Mask Register	11 _H	65
PSR	Port Status Register	12 _H	67
EE_RFAC	EEPROM Register File Access Control	13 _H	68
OAM_CR	OAM Control Register	14 _H	69
SA_F_0	Source Address of Loop Back Test User Frame 0	15 _H	70
SA_F_1	Source Address of Loop Back Test User Frame 1	16 _H	71
TFR_0	Transmit OAM Frame Register 0	17 _H	71
TFR_1	Transmit OAM Frame Register 1	18 _H	71
TFR_2	Transmit OAM Frame Register 2	19 _H	72
RFR_0	Received OAM Frame Register 0	1A _H	73
RFR_1	Received OAM Frame Register 1	1B _H	73
RFR_2	Received OAM Frame Register 0	1C _H	74
OAM_FSR	OAM Frame Status Register	1D _H	74

The register is addressed wordwise.



Table 22 Register Access Types

Mode	Symbol	Description HW	Description SW
read/write	rw	Register is used as input for the HW	Register is readable and writable by SW
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can readable and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is readable and writable by SW
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.

Table 23 Registers Clock DomainsRegisters Clock Domains

Clock Short Name	Description

4.2.1 Serial Management Registers Description

Chip Identifier



Chip_ID	Offset	Reset Value						
Chip Identifier	00 _н	0002 1090 _н						
31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0						
	P_Code							
	ro	ro						

Field	Bits	Туре	Description
P_Code	31:4	ro	Project Code
R_Code	3:0	ro	Revision Code

Overflow Flag Register

OFR Overflow Flag Register	Offset 01 _H	Reset Value 0000_0000 _F
31 30 29 28 27 26 25 24 23 22 2	21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Res	· · · · · · · · · · · · · · · · · · ·	CC EC TB TP RB RP CC EC TB TP RB RF 0 0 0 0 0 0 0


Ihsdhsdhsdhsdhsdhsdhsdhsdhsdhsc

Field	Bits	Type	Description
CC1	11	Ihsc	P1 collision count
			1 _B TBD , Overflow
EC1	10	Ihsc	P1 error count overflow
			1 _B TBD , Overflow
TBC1	9	Ihsc	P1 transmit byte count overflow
			1 _B TBD , Overflow
TP1	8	Ihsc	P1 transmit packets overflow
			1 _B TBD , Overflow
RBC1	7	Ihsc	P1 Receive byte count overflow
			1 _B TBD , Overflow
RP1	6	Ihsc	P1 Receive packets overflow
			1 _B TBD , Overflow
CC0	5	Ihsc	P0 collision count overflow
			1 _B TBD , Overflow
EC0	4	Ihsc	P0 error count overflow
			1 _B TBD , Overflow
TBC0	3	Ihsc	P0 Transmit byte count overflow
			1 _B TBD , Overflow



Field	Bits	Type	Description
TP0	2	Ihsc	P0 Transmit packets overflow 1 _B TBD, Overflow
RBC0	1	Ihsc	P0 Receive byte count overflow 1 _B TBD, Overflow
RP0	0	Ihsc	P0 Receive packets overflow 1 _B TBD, Overflow

Port 0 Counter Register



Field	Bits	Туре	Description
Counter	31:0	rw	Counter

Other Counter Registers have the same structure and characteristics as **Port 0 Counter Register**; the names and offset addresses are listed in **Table 24**.

Table 24 Other Counter Registers

Register Short Name	Register Long Name	Offset Address	Page Number
PORBC	P0 Receive byte count	03 _H	
P0TP	P0 Transmit packets	04 _H	
POTBC	P0 Transmit byte count	05 _H	
P0EC	P0 Error count	06 _H	
P0CC	P0 Collision count	07 _H	
P1RP	P1 Receive packets	08 _H	
P1RBC	P1 Receive byte count	09 _H	
P1TP	P1 Transmit packets	0A _H	
P1TBC	P1 Transmit byte count	0B _H	
P1EC	P1 Error count	0C _H	
P1CC	P1 Collision count	0D _H	

Port Counter Reset Register

Data Sheet 61 Rev. 1.12, 2005-11-25



PCRR Port Counter Reset Register	Offset 0E _H	Reset Value 0000 _H
31 30 29 28 27 26 25 24 23 22	21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
	Res	RPRP 1 0
		rw rw


Field	Bits	Type	Description
RP1	1	rw	Reset All Counter of Port 1 1 _B RP1, Reset
RP0	0	rw	Reset All Counter of Port 0 1 _B RP0, Reset

Data Sheet 62 Rev. 1.12, 2005-11-25



Hardware Setting Status Register

 $\begin{array}{ccc} \text{HW_SSR} & \text{Offset} & \text{Reset Value} \\ \text{Hardware Setting Status Register} & \text{OF}_{\text{H}} & \text{0000}_{\text{H}} \end{array}$



Field	Bits	Туре	Description
BOD	24	ro	Bonding option: Disoam
ВОВ	23	ro	Bonding option: Bond128
ID	22:20	ro	Chip ID[2:0]
DBP	19	ro	Disable Back Pressure
LM	18:16	ro	Led Mode[2:0]
FM	15:14	ro	Fiber Mode[1:0]
DAL	13	ro	Disable MAC address learning
EE	12	ro	Enable OAM engine
BP	11	ro	Bypass Reserved MAC address Filtering
DL	10	ro	Disable Link Pass Through
P0	9	ro	P0 MDI/MDIX
EA	8	ro	Enable Auto-Crossover
DF	7:6	ro	Disable Flow Control[1:0]
ANA	5:4	ro	Recommend Auto-Negotiation Ability for TP Port[1:0]
S	3:2	ro	Recommend Speed 10 for TP Port[1:0]
DH	1:0	ro	Recommend Duplex Half for TP/FX Port[1:0]



Interrupt Register

INT Interrupt Register										Offset 10 _H														Reset Value 0000 _H								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1	R	es								FM C	MT D	MF F	RU F	RO F	UV O	KV O	СО	F1	D1	S1	L1	F0	D0	S0	L0

Field	Bits	Type	Description
FMC	15	Ihsc	Forwarding Mode Change
MTD	14	Ihsc	Match Timer Done
MFF	13	Ihsc	Match Frame Found
RUF	12	Ihsc	Request User Frame transmitted.
ROF	11	Ihsc	Request OAM Frame transmitted.
UVO	10	Ihsc	Unknown Valid OAM Frame received
KVO	9	Ihsc	Known Valid OAM Frame received
CO	8	Ihsc	Counter Overflow(0 _B TBD, Normal 1 _B TBD, Any counter defined in register 0x02~0x0e overflow
F1	7	Ihsc	Port 1 Flow Control Ability Change 0 _B N, Normal 1 _B SC, Status change
D1	6	Ihsc	Port 1 Duplex Change(0 _B N, Normal 1 _B SC, Status change
S1	5	Ihsc	Port 1 Speed Change(0 _B N, Normal 1 _B SC, Status change
L1	4	Ihsc	Port 1 Link Status Change 0 _B N, Normal 1 _B SC, Status change
F0	3	Ihsc	Port 0 Flow Control Ability Change 0 _B N, Normal 1 _B SC, Status change)
D0	2	Ihsc	Port 0 Duplex Change 0 _B N, Normal 1 _B SC, Status change
S0	1	Ihsc	Port 0 Speed Change 0 _B N, Normal 1 _B SC, Status change



Field	Bits	Туре	Description
LO	0	Ihsc	Port 0 Link Status Change 0 _B N, Normal 1 _B SC, Status change

Interrupt Mask Register

INT_M Interrupt Mask Register									Offset 11 _H														Reset Value 0000 _H								
31 30) 2	9 2	28 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ı	-						R	es	l	! !		! !	1	! 		FM C	MT D	MF CF	RU F	RO F	υV Ο	KV O	СО	F1	D1	S 1	L1	F0	D0	S0	L0

Field	Bits	Туре	Description
FMC	15	rw	Forwarding Mode Change
			0 _B D , Disable
			1 _B E , Enable
MTD	14	rw	Match Timer Done
			0 _B D , Disable
			1 _B E , Enable
MFCF	13	rw	Match Frame Found
			0 _B D , Disable
			1 _B E , Enable
RUF	12	rw	Request User Frame transmitted.
			0 _B D , Disable
			1 _B E , Enable
ROF	11	rw	Request OAM Frame transmitted.
			0 _B D , Disable
			1 _B E , Enable
UVO	10	rw	Unknown Valid OAM Frame received
			0 _B D , Disable
			1 _B E , Enable
KVO	9	rw	Known Valid OAM Frame received
			0 _B D , Disable
			1 _B E , Enable
CO	8	rw	Counter Overflow
			0 _B D , Disable
			1 _B E , Enable
F1	7	rw	Port 1 Flow Control Ability Change
			0 _B D , Disable
			1 _B E , Enable



Field	Bits	Type	Description
D1	6	rw	Port 1 Duplex Change
			0 _B D , Disable
			1 _B E , Enable
S1	5	rw	Port 1 Speed Change
			0 _B D , Disable
			1 _B E , Enable
L1	4	rw	Port 1 Link Status Change
			0 _B D , Disable
			1 _B E , Enable
F0	3	rw	Port 0 Flow Control Ability Change
			0 _B D , Disable
			1 _B E , Enable
D0	2	rw	Port 0 Duplex Change
			0 _B D , Disable
			1 _B E , Enable
S0	1	rw	Port 0 Speed Change
			0 _B D , Disable
			1 _B E , Enable
LO	0	rw	Port 0 Link Status Change
			0 _B D , Disable
			1 _B E , Enable



Port Status Register

PSR	Offset	Reset Value
Port Status Register	12 _H	0000 _H

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14	13	12 1	11 10	9	8	7	6	5	4	3	2	1	0
Res	L1	BR K1	L0	BR K0	BF S1	BF S0	FC 1	DX 1	S 1	LS 1	FC 0	DX 0	S0	LS 0
	1		1											
	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
L1	15:14	ro	CBBRK_LENGTH of P1 00 _B L1, 0~60m
			01 _B L2 , 60~90m
			10 _B L3 , 90~130m
			11 _B L4 , 130~170m
BRK1	13	ro	CBBRK of P1
			0 _B N , Normal
			1 _B CB , Cable Broken
LO	12:11	ro	CBBRK_LENGTH of P0
			00 _B L1 , 0~60m
			01 _B L2 , 60~90m
			10 _B L3 , 90~130m
			11 _B L4 , 130~170m
BRK0	10	ro	CBBRK of P0
			0 _B N , Normal
			1 _B CB , Cable Broken
BFS1	9	ro	Buffer Full Status of Port 1
			0 _B N , Normal
			1 _B BF , Buffer Full
BFS0	8	ro	Buffer Full Status of Port 0
			0 _B N , Normal
			1 _B BF , Buffer Full
FC1	7	ro	Flow Control of Port 1
			0 _B D , Disable
			1 _B E , Enable
DX1	6	ro	Duplex of Port 1
			0 _B HD , Half Duplex
			1 _B FD , Full Duplex
S1	5	ro	Speed of Port 1
			0 _B 10M, 10M
			1 _B 100M , 100M
LS1	4	ro	Link Status of Port 1
			0 _B LD , Link Down
			1 _B LU , Link Up

Data Sheet 67 Rev. 1.12, 2005-11-25



Field	Bits	Туре	Description
FC0	3	ro	Flow Control of Port 0
			0 _B D , Disable
			1 _B E , Enable
DX0	2	ro	Duplex of Port 0
			0 _B HD , Half Duplex
			1 _B FD , Full Duplex
S0	1	ro	Speed of Port 0
			O _B 10M , 10M
			1 _B 100M , 100M
LS0	0	ro	Link Status of Port 0
			0 _B LD , Link Down
			1 _B LU , Link Up

EEPROM Register File Access Control

EE_RFACOffsetReset ValueEEPROM Register File Access Control13_H0000 0000_H


31 30 29	28 27 26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CMD	Res	ADD	DATA
r\4/	rs.v.	ma/	P3.A7

Field	Bits	Туре	Description
CMD	31:29	rw	Command $000_{B} R, Read$ $001_{B} W, Write$ > 001 _B Res, Reserved
Res	28:22	rw	Reserved 0000000 _B Res, Reserved
ADD	21:16	rw	Address 00 _H to 3F _H
DATA	15:0	rw	Data



OAM Control Register

OAM_CR Offset Reset Value OAM Control Register 14_H 0000 0000_H



Field	Bits	Туре	Description
FCK	12	rw	OAM FIFO Control for NTT TS-1000 frame 0 _B SK, Store known OAM frame to FIFO (Default) 1 _B N, Do not store
FCU	11	rw	OAM FIFO Control for unknown frame 0 _B SU, Store unknown OAM frame to FIFO (Default) 1 _B N, Do not store
LB	10	rw	Loop Back Test User Frame Transmit Control 0 _B N, Normal (Default) 1 _B REQ, Request to transmit an user frame which the SA is defined in SMI register 0x15 and 0x16. After the requested user frame is transmitted, this bit is cleared.
TC	9	rw	OAM frame Transmit control 0 _B N, Normal (Default) 1 _B REQ, Request to transmit an OAM frame which is defined in SMI register 0x17, 0x18 and 0x19. After the requested OAM frame is transmitted, this bit is cleared.
LB_HC	8:5	rw	Loop Back Test User Frame Handling Control 0000 _B D, Disable (Default) > 0000 _B N, Find the first valid received Ethernet frame with its CRC is the same with the most recently transmitted Ethernet frame during NNNN*10ms After the frame is found or the timer count done, the register will be cleared. And, the search result will be stored to Register 0x1d Bit [1:0].
TC	4	rw	Discard all Ethernet frame from FX control 0 _B N, Normal (Default) 1 _B DE, Discard all Ethernet frame received from Port1
ВТ	3	rw	Block the traffic from TP to FX control 0 _B N, Normal (Default) 1 _B BT, Block the traffic from Port0 to Port1
EAM	2	rw	Enable Auto M field NTT TS-1000 OAM Vendor ID/Model Number by embedded OAM engine 0 _B E, Enable (Default) 1 _B D, Disable



Field	Bits	Type	Description
EAC	1	rw	Enable Auto CRC NTT TS-1000 OAM CRC by embedded OAM engine 0 _B E, Enable (Default) 1 _B D, Disable
EKO	0	rw	Enable Known OAM Frame Handling NTT TS-1000 OAM Frame by embedded OAM engine 0 _B E, Enable(Default) 1 _B D, Disable

Source Address of Loop Back Test User Frame 0

SA_F_0 Offset Reset Va Source Address of Loop Back Test User 15 _H 0000 000 Frame 0	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Address	0

Field	Bits	Туре	Description
Address	31:0	rw	Source Address



Source Address of Loop Back Test User Frame 1

SA_F_1 Offset Reset Value Source Address of Loop Back Test User 16 _H 0000 0000 _H Frame 1												
31 30 29 28 2 Res	27 26 25 24	Byte_0		15 14 13	1 1	ource_	_Add	I	4	3 2	2 1	0
Field	Field Bits Type Description											
Byte_Count	26:16	rw	Total Byte Count of payload 46 _D MIN, Minimal valid byte count 1500 _D MAX, Maximal valid byte count									
Source_Addre ss	15:0	rw	Source Address	SA[47:32]							

Transmit OAM Frame Register 0

TFR_0	Offset	Reset Value
Transmit OAM Frame Register 0	17 _H	0000 0000 _H
31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
S_Field		C_Field
rw		rw


Field	Bits	Туре	Description
S_Field	31:16	rw	S Field of OAM Frame
C_Field	15:0	rw	C Field of OAM Frame

Transmit OAM Frame Register 1

TFR_1	Offset	Reset Value
Transmit OAM Frame Register 1	18 _H	0000 0000 _H

Data Sheet 71 Rev. 1.12, 2005-11-25





Field	Bits	Type	Description
M_Field	31:0	rw	M Field Bit [31:0] of OAM Frame

Transmit OAM Frame Register 2

15:0

rw

M_Field

TFR_2 Offset Reset Value
Transmit OAM Frame Register 2 19_H 0000 0000_H

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res	CRC_Field	M_Field
	rw	rw.

Field	Bits	Type	Description
CRC_Field	23:16	rw	CRC Field of OAM Frame

M Field Bit [47:32] of OAM Frame

Data Sheet 72 Rev. 1.12, 2005-11-25



Received OAM Frame Register 0

RFR_0 Received OAM Frame Register 0		ffset 1A _H		Reset Value 0000 0000 _H
31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 17	6 15 14 13 12 11 10 9	9 8 7 6 5 4	3 2 1 0
S_Fi	eld		C_Field	
rw	I		rw	

Field	Bits	Туре	Description
S_Field	31:16	rw	S Field of Received OAM Frame
C_Field	15:0	rw	C Field of Received OAM Frame

Received OAM Frame Register 1

RFR_1 Received OAM Frame Register 1	Offset 1B _H		Reset Value 0000 0000 _H
31 30 29 28 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12	2 11 10 9 8 7 6 5 4	4 3 2 1 0
M_Field		Res	
may			

Field	Bits	Туре	Description
M_Field	31:16	rw	M Field Bit [31:0] of Received OAM Frame

Data Sheet 73 Rev. 1.12, 2005-11-25



Received OAM Frame Register 2


RFR_2 Offset 1C_H 0000 0000_H

31 30 29 20 21 20 23 24	23 22 21 20 19 10 17 10	15 14 15 12 11 10 9 6 7 6 5 4 5 2 1 (
Res	CRC Field	M Field
1100	Orto_r icia	III_1 1010
	rw	rw

Field	Bits	Туре	Description
CRC_Field	23:16	rw	CRC Field of Received OAM Frame
M_Field	15:0	rw	M Field Bit [47:32] of Received OAM Frame

OAM Frame Status Register

OAM_FSR Offset Reset Value
OAM Frame Status Register 1D_H 0000 0000_H



Field	Bits	Type Description						
CRC	10	rw	Bad CRC OAM Received					
			0 _B NB , No bad CRC OAM received					
			1 _B B , Bad CRC OAM received					
FIFO	9:6	rw	Embedded OAM FIFO Utilization					
			0000 _B E , FIFO empty					
			1000 _B 25 , 25%					
			1100 _B 50 , 50%					
			1111 _B F , FIFO full					
TEX	5	rw	Status of Loop Back Test Timer					
			0 _B NOT , Timer does not expire before a matched frame found					
			1 _B YES , Timer expires before a matched frame found					
FR	4	rw	Status of Loop Back Test User Frame					
			0 _B NF , Matched frame is not found					
			1 _B F , Matched frame is found					
RUF	3	rw	Request User Frame transmitted					
ROF	2	rw	Request OAM Frame transmitted					
UF	1	rw	Unknown Valid OAM Frame received					

Data Sheet 74 Rev. 1.12, 2005-11-25



Field	Bits	Туре	Description
KF	0	rw	Known Valid OAM Frame received



Electrical Specification

5 Electrical Specification

DC and AC.

5.1 DC Characterization

Table 25 Electrical Absolute Maximum Rating

Parameter	Symbol		Value	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Power Supply	$V_{\sf CC}$	-0.3		3.6	V	
Input Voltage	V_{IN}	-0.3		V _{CC} + 0.3	V	
Output Voltage	Vout	-0.3		V _{CC} + 0.3	٧	
Storage Temperature	TSTG	-55		155	С	
Power Dissipation	PD			990	mW	
ESD Rating	ESD			2	KV	

Table 26 Recommended Operating Conditions

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Power Supply ¹⁾	Vcc	3.135	3.3	3.465	V	
Core Power Supply ²⁾	Vcore	1.71	1.8	1.89		
Input Voltage	Vin	0	-	Vcc	V	
Junction Operating Temperature	Tj	0	25	115	°C	

¹⁾ VCC3O. VCCBIAS

Table 27 DC Electrical Characteristics for 3.3 V Operation¹⁾

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Input Low Voltage	VIL			0.8	V	TTL
Input High Voltage	VIH	2.0			V	TTL
Output Low Voltage	VOL			0.4	V	TTL
Output High Voltage	VOH	2.4			V	TTL
Input Pull_up/down Resistance	RI		50		ΚΩ	VIL = 0 V or VIH = Vcc
4) II I 1/00 001/ 001/ T	00 445 00					

¹⁾ Under VCC = 3.0 V~ 3.6 V, Tj = °C ~ 115 °C

5.2 AC Characterization

Power on Reset Timing, EEPROM Interface Timing and SMI Timing.

²⁾ VCCIK. VCCA2. VCCPLL



Electrical Specification

Power on Reset Timing




Figure 5 Power on Reset Timing

Table 28 Power on Reset Timing

y								
Parameter	Symbol		Value	s	Unit	Note / Test Condition		
		Min.	Тур.	Max.				
RST Low Period	t_{RST}	100			ms	TTL		
Start of Idle Pulse Width	t_{CONF}	100			ns	TTL		

EEPROM Interface Timing




Figure 6 EEPROM Interface Timing

Table 29 EEPROM Interface Timing

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
EESK Period	t_{ESK}		5120		ns	
EESK Low Period	t_{ESKL}	2550		2570	ns	
EESK High Period	t_{ESKH}	2550		2570	ns	
EEDI to EESK Rising Setup Time	t_{ERDS}	10			ns	

Data Sheet 77 Rev. 1.12, 2005-11-25



Electrical Specification

Table 29 EEPROM Interface Timing (cont'd)

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
EEDI to EESK Rising Hold Time	t_{ERDH}	10			ns	
EESK Falling to EEDO Output Delay Time	t_{EWDD}			20	ns	

SMI Timing




Figure 7 SMI Timing

Table 30 SMI Timing

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
SDC Period	t_{CK}	20			ns	
SDC Low Period	t_{CKL}	10			ns	
SDC High Period	t_{CKH}	10			ns	
SDIO to SDC rising setup time on read/write cycle	$t_{\rm SDS}$	4			ns	
SDIO to SDC rising hold time on read/write cycle	t_{SDH}	2			ns	

Data Sheet 78 Rev. 1.12, 2005-11-25



Packaging

6 Packaging

64 LQFP Packaging for Ninja-K/KX (ADM6992-K/KX)




Figure 8 64 pin LQFP Outside Dimension



Terminology

A Active

A/D Analogue to Digital

В

BMSR Basic Mode Status Register
BPEN Back Pressure Enabled

С

CRC Cyclic Redundancy Check

D

DA Destination Address

Ε

ESD End of Stream Delimiter

F

FCS Frame Check Sequence
FET Field Effect Transistor

FLP Fast Link Pulse FTTH Fiber to the Home

FX Fiber

G

GPSI General Purpose Serial Interface

I

IPG Inter-Packet Gap

L

LPT Link Pass Through

М

MAC Media Access Controller

MC Media Converter
MDIX MDI crossover

MII Media Independent Interface

N

NC No Connection

0

OAM Operations, Administration and Maintenance

OP Operation Code

Ρ

PCS Physical Coding Sub-layer

PHY Physical Layer
PLL Phase Lock Loop

PLS Physical Layer Signaling
PMA Physical Medium Attachment
PMD Physical Medium Dependent

PQFP Plastic Quad Flat Pack



Q

QoS Quality of Service

R

RMII Reduced Media Independent Interface

S

SA Source Address

SMI Serial Management Interface

T

TA Turn Around

TCP Transmission Control Protocol

TOS Type of Service

TTL Transistor Transistor Logic

TX Twisted-pair

TXCLK Transmission Clock
TXD Transmission Data
TXEN Transmission Enable

U

UTP Unshielded Twisted-Pair

V

VLAN Virtual LAN

Data Sheet 81 Rev. 1.12, 2005-11-25

www.infineon.com Published by Infineon Technologies AG